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Executive Summary
Radical changes in computing are foreseen for the
next decade. The US IEEE society wants to “reboot
computing” and the HiPEAC Vision 2017 sees the
time to “re-invent computing”, both by challeng-
ing its basic assumptions. This document presents
the “EuroLab-4-HPC Long-Term Vision on High-
Performance Computing” of August 2017, a road map-
ping effort within the EC CSA1 Eurolab-4-HPC that tar-
gets potential changes in hardware, software, and ap-
plications in High-Performance Computing (HPC).
The objective of the Eurolab-4-HPC vision is to pro-
vide a long-term roadmap from 2023 to 2030 for High-
Performance Computing (HPC). Because of the long-
term perspective and its speculative nature, the au-
thors started with an assessment of future computing
technologies that could influence HPC hardware and
software. The proposal on research topics is derived
from the report and discussions within the road map-
ping expert group. We prefer the term “vision” over
“roadmap”, firstly because timings are hard to pre-
dict given the long-term perspective, and secondly
because EuroLab-4-HPC will have no direct control
over the realization of its vision.
The Big Picture
High-performance computing (HPC) typically targets
scientific and engineering simulations with numer-
ical programs mostly based on floating-point com-
putations. We expect the continued scaling of such
scientific and engineering applications to continue
well beyond Exascale computers. As just one exam-
ple, the NASA CFD roadmap from 2014 envisions scal-
ing of Computational Fluid Dynamics to Zetascale by
20302.
However, three trends are changing the landscape
for high-performance computing and supercomput-
ers. The first trend is the emergence of data analyt-
ics complementing simulation in scientific discovery.
1European Commission Community and Support Action
2CFD Vision 2030 Study: A Path to Revolutionary Computational
Aerosciences. NASA/CR-2014-218178
While simulation still remains a major pillar for sci-
ence, there are massive volumes of scientific data that
are now gathered by sensors augmenting data from
simulation available for analysis. High-Performance
Data Analysis (HPDA) will complement simulation in
future HPC applications.
The second trend is the emergence of cloud comput-
ing and warehouse-scale computers (also known as
data centres). Data centres consist of low-cost volume
processing, networking and storage servers, aiming
at cost-effective data manipulation at unprecedented
scales. The scale at which they host and manipulate
(e.g., personal, business) data has led to fundamental
breakthroughs in data analytics.
There are a myriad of challenges facing massive data
analytics including management of highly distributed
data sources, and tracking of data provenance, data
validation, mitigating sampling bias and heterogene-
ity, data format diversity and integrity, integration,
security, privacy, sharing, visualization, and massively
parallel and distributed algorithms for incremental
and/or real-time analysis.
Large datacentres are fundamentally different from
traditional supercomputers in their design, operation
and software structures. Particularly, big data appli-
cations in data centres and cloud computing centres
require different algorithms and differ significantly
from traditional HPC applications such that they may
not require the same computer structures.
With modern HPC platforms being increasingly built
using volume servers (90% of the systems in the June
2017 TOP500 list are based on Intel Xeon), there are a
number of features that are shared among warehouse-
scale computers andmodernHPCplatforms, including
dynamic resource allocation and management, high
utilization, parallelization and acceleration, robust-
ness and infrastructure costs. These shared concerns
will serve as incentives for the convergence of the
platforms.
There are, meanwhile, a number of ways that tradi-
tional HPC systems differ from modern warehouse-
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scale computers: efficient virtualization, adverse net-
work topologies and fabrics in cloud platforms, low
memory and storage bandwidth in volume servers.
HPC customers must adapt to co-exist with cloud ser-
vices; warehouse-scale computer operators must in-
novate technologies to support the workload and plat-
form at the intersection of commercial and scientific
computing.
It is unclear whether a convergence of HPC with big
data applications will arise. Investigating hardware
and software structures targeting such a convergence
is of high research and commercial interest. However,
some HPC applications will be executedmore econom-
ically on data centres. Exascale and post-Exascale
supercomputers could become a niche for HPC appli-
cations.
The third trend arises from Deep Neural Networks
(DNN) for back propagation learning of complex pat-
terns, which emerged as new technique penetrat-
ing different application areas. DNN learning re-
quires high performance and is often run on high-
performance supercomputers. Recent GPU accelera-
tors are seen as very effective for DNN computing by
their enhancements, e.g. support for 16-bit floating-
point and tensor processing units. It is widely as-
sumed that it will be applied in future autonomous
cars thus opening a very largemarket segment for em-
bedded HPC. DNNs will also be applied in engineering
simulations traditionally running on HPC supercom-
puters.
Embedded high-performance computing demands
are upcoming needs. It may concern smartphones
but also applications like autonomous driving, requir-
ing on-board high-performance computers. In par-
ticular the trend from current advanced ADAS (au-
tomatic driving assistant systems) to piloted driv-
ing (2018–2020) and to fully autonomous cars in the
next decade will increase on-board performance re-
quirements and may even be coupled with high-
performance supercomputers in the Cloud. The tar-
get is to develop systems that adapt more quickly to
changing environments, opening the door to highly
automated and autonomous transport, capable of
eliminating human error in control, guidance and
navigation and so leading to more safety. High-
performance computing devices in cyber-physical sys-
tems will have to fulfil further non-functional require-
ments such as timeliness, (very) low energy consump-
tion, security and safety. However, further applica-
tions will emerge that may be unknown today or that
receive a much higher importance than expected to-
day.
Power and thermal management is considered as
highly important and will continue its preference in
future. Post-Exascale computers will targetmore than
1 Exaflops with less than 30 MW power consumption
requiring processors with a much better performance
per Watt than available today. On the other side, em-
bedded computing needs high performance with low
energy consumption. The power target at the hard-
ware level is widely the same, a high performance per
Watt.
In addition to mastering the technical challenges, re-
ducing the environmental impact of upcoming com-
puting infrastructures is also an important matter.
Reducing CO2 emissions and overall power consump-
tion should be pursued. A combination of hardware
techniques, such as new processor cores, accelerators,
memory and interconnect technologies, and software
techniques for energy and power management will
need to be cooperatively deployed in order to deliver
energy-efficient solutions.
Because of the foreseeable end of CMOS scaling, new
technologies are under development, such as, for ex-
ample, Die Stacking and 3D Chip Technologies, Non-
volatile Memory (NVM) Technologies, Photonics, Re-
sistive Computing, Neuromorphic Computing, Quan-
tum Computing, Nanotubes, Graphene, and diamond-
based transistors. Since it is uncertain if/when some
of the technologies will mature, it is hard to predict
which ones will prevail.
The particular mix of technologies that achieve com-
mercial success will strongly impact the hardware and
software architectures of future HPC systems, in par-
ticular the processor logic itself, the (deeper) memory
hierarchy, and new heterogeneous accelerators.
There is a clear trend towards more complex systems,
which is expected to continue over the next decade.
These developments will significantly increase soft-
ware complexity, demanding more and more intelli-
gence across the programming environment, includ-
ing compiler, run-time and tool intelligence driven by
appropriate programming models. Manual optimiza-
tion of the data layout, placement, and caching will
become uneconomic and time consuming, and will, in
any case, soon exceed the abilities of the best human
programmers.
If accurate results are not necessarily needed, another
speedup could emerge from more efficient special
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execution units, based on analog, or even a mix be-
tween analog and digital technologies. Such devel-
opments would benefit from more advanced ways to
reason about the permissible degree of inaccuracy in
calculations at run time. Furthermore, new memory
technologies like memristors may allow on-chip in-
tegration, enabling tightly-coupled communication
between the memory and the processing unit. With
the help of memory computing algorithms, data could
be pre-processed “in-” or “near-” memory.
But it is also possible that new hardware develop-
ments reduce software complexity. Newmaterials like
graphene, nanotubes and diamonds could be used to
run processors at much higher frequencies than are
currently possible, and with that, may even enable
a significant increase in the performance of single-
threaded programs.
Optical networks on die and Terahertz-based connec-
tions may eliminate the need for preserving locality
since the access time to local storage may not be as
significant in future as it is today. Such advancements
will lead to storage-class memory, which features sim-
ilar speed, addressability and cost as DRAM combined
with the non-volatility of storage. In the context of
HPC, suchmemorymay reduce the cost of checkpoint-
ing or eliminate it entirely.
The adoption of neuromorphic, resistive and/or quan-
tum computing as new accelerators may have a dra-
matic effect on the system software and programming
models. It is currently unclear whether it will be suf-
ficient to offload tasks, as on GPUs, or whether more
dramatic changes will be needed. By 2030, disrup-
tive technologies may have forced the introduction
of new and currently unknown abstractions that are
very different from today. Such new programming
abstractions may include domain-specific languages
that provide greater opportunities for automatic opti-
mization. Automatic optimization requires advanced
techniques in the compiler and runtime system. We
also need ways to express non-functional properties
of software in order to trade various metrics: perfor-
mance vs. energy, or accuracy vs. cost, both of which
may become more relevant with near threshold, ap-
proximate computing or accelerators.
Nevertheless, today’s abstractions will continue to
evolve incrementally andwill continue to be used well
beyond 2030, since scientific codebases have very long
lifetimes, on the order of decades.
Execution environments will increase in complexity
requiring more intelligence, e.g., to manage, analyse
and debug millions of parallel threads running on het-
erogeneous hardware with a diversity of accelerators,
while dynamically adapting to failures and perfor-
mance variability. Spotting anomalous behavior may
be viewed as a big data problem, requiring techniques
from data mining, clustering and structure detection.
This requires an evolution of the incumbent standards
such as OpenMP to provide higher-level abstractions.
An important question is whether and to what degree
these fundamental abstractions may be impacted by
disruptive technologies.
The Work Needed
As new technologies require major changes across the
stack, a vertical funding approach is needed, from ap-
plications and software systems through to new hard-
ware architectures and potentially down to the en-
abling technologies. We see HP Lab’s memory-driven
computing architecture “The Machine” as an exem-
plary project that proposes a low-latency NVM (Non-
Volatile Memory) based memory connected by pho-
tonics to processor cores. Projects could be based
on multiple new technologies and similarly explore
hardware and software structures and potential appli-
cations. Required research will be interdisciplinary.
Stakeholders will come from academic and industrial
research.
The Opportunity
The opportunity may be development of competitive
new hardware/software technologies based on up-
coming new technologies to advantageous position
European industry for the future. Target areas could
be High-Performance Computing and EmbeddedHigh-
Performance devices. The drawback could be that the
chosen base technology may not be prevailing but be
replaced by a different technology. For this reason,
efforts should bemade to ensure that aspects of the de-
veloped hardware architectures, system architectures
and software systems could also be applied to alter-
native prevailing technologies. For instance, several
NVM technologies will bring up new memory devices
that are several magnitudes faster than current Flash
technology and the developed system structures may
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easily be adapted to the specific prevailing technolo-
gies, even if the project has chosen a different NVM
technology as basis.
EC Funding Proposals
The Eurolab4HPC vision recommends the following
funding opportunities for topics beyond Horizon 2020
(ICT):
• Convergence of HPC and HPDA:
– Data Science, Cloud computing and HPC:
Big Data meets HPC
– Inter-operability and integration
– Limitations of clouds for HPC
– Edge Computing: local computation for pro-
cessing near sensors
• Impact of new NVMs:
– Memory hierarchies based on new NVMs
– Near- and in-memory processing: pre- and
post-processing in (non-volatile) memory
– HPC system software based on newmemory
hierarchies
– Impact on checkpointing and reciliency
• Programmability:
– Hide new memory layers and HW accelera-
tors from users by abstractions and intelli-
gent programming environments
– Monitoring of a trillion threads
– Algorithm-based fault tolerance techniques
within the application as well as moving
fault detection burden to the library, e.g.
fault-tolerant message-passing library
• Green ICT and Energy
– Integration of cooling and electrical subsys-
tem
– Supercomputer as awhole system for Green
ICT
As remarked above, projects should be interdisci-
plinary, from applications and software systems
through hardware architectures and, where relevant,
enabling hardware technologies.
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1 Introduction
Upcoming application trends and disruptive VLSI
technologies will change the way computers will be
programmed and used as well as the way computers
will be designed. New application trends such as High-
Performance Data Analysis (HPDA) and deep-learning
will induce changes in High-Performance Computing;
disruptive technologies will change the memory hi-
erarchy, hardware accelerators and even potentially
lead to new ways of computing. The HiPEAC Vision
20171 sees the time to revisit the basic concepts: The
US wants to “reboot computing”, the HiPEAC Vision
proposes to “re-invent computing” by challenging
basic assumptions such as binary coding, interrupts,
layers of memory, storage and computation.
Exascale does not merely refer to a LINPACK Rmax of
1 Exaflops. The PathForward definition of a capable
Exascale system is a good one, as it focuses on sci-
entific problems rather than benchmarks, as well as
raising the core challenges of power consumption and
resiliency: “a supercomputer that can solve science
problems 50X faster (or more complex) than on the
20 Petaflop systems (Titan and Sequoia) of today in a
power envelope of 20-30megawatts, and is sufficiently
resilient that user intervention due to hardware or sys-
tem faults is on the order of a week on average” [1].
This document has been funded by the EC CSA Eurolab-
4-HPC (Sept. 2015 – August 2017) project. It outlines
a long-term vision for excellence in European High-
Performance Computing research, with a timescale
beyond Exascale computers, i.e. a timespan of approx-
imately 2023-2030.
1.1 Current Proposals for Exascale
Machines
USA: Today’s leading organizations are using ma-
chine learning-based tools to automate decision pro-
cesses, and they are starting to experiment with more
advanced uses of artificial intelligence (AI) for digital
1www.hipeac.net/publications/vision
transformation. Corporate investment in artificial in-
telligence is predicted to triple in 2017, becoming a
$100 billion market by 2025. [2]
The U.S. Department of Energy — and the hardware
vendors it partners with — are set to enliven the Exas-
cale effort with nearly a half billion dollars in research,
development, and deployment investments. The push
is led by the DoE’s Exascale Computing Project and its
extended PathForward program landing us in the 2021
– 2022 timeframe with “at least one” Exascale system.
This roadmap was confirmed in June 2017 with a DoE
announcement that backs six HPC companies as they
create the elements for next-generation systems. The
vendors on this list include Intel, Nvidia, Cray, IBM,
AMD, and Hewlett Packard Enterprise (HPE). [3]
China currently possesses the fastest supercom-
puter in the world, called the Sunway TaihuLight.
The supercomputer is theoretically capable of 124.5
Petaflops of performance,making it thefirst computer
system to surpass 100 Petaflops. Interestingly, this su-
percomputer contains entirely Chinese-made process-
ing chips. In January, China said it would soon have
the world’s first Exascale supercomputer prototype
up and running. China said it will have a completed
Exascale supercomputer by 2020. [4].
This year, China is aiming for breakthroughs in high-
performance processors and other key technologies
to build the world’s first prototype Exascale super-
computer, the Tianhe-3, said Meng Xiangfei, the di-
rector of application at the National Super Computer
Tianjin Center. “The prototype is expected to be com-
pleted in early 2018. Tianhe-3 will be made entirely
in China, from processors to operating system. It will
be stationed in Tianjin and fully operational by 2020,
earlier than the US plan for its Exascale supercom-
puter”. [5].
The Exascale supercomputer will be able to analyse
smog distribution on a national level, while current
models can only handle a district. Tianhe-3 also could
simulate earthquakes and epidemic outbreaks inmore
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detail, allowing swifter and more effective govern-
ment responses. The new machine also will be able
to analyse gene sequence and protein structures in
unprecedented scale and speed. That may lead to new
discoveries and more potent medicine, he said. [5].
Japan: The successor to the K supercomputer, which
is being developed under the Flagship2020 program,
will use ARM-based processors and these chips will be
at the heart of a new system built by Fujitsu for RIKEN
(Japan’s Institute of Physical and Chemical Research)
that would break the Exaflops barrier by 2020. [6].
EuropeanCommunity: EC President Juncker has de-
clared that the European Union has to be competitive
in the international arena with regard to the USA,
China, Japan and other stakeholders, in order to en-
hance and promote the European industry in the pub-
lic as well as the private sector related to HPC. [7]
The first step will be “Extreme-Scale Demonstrators”
(EsDs) that should provide pre-Exascale platforms de-
ployed by HPC centres and used by Centres of Excel-
lence for their production of new and relevant appli-
cations. Such demonstrators are planned by ETP4HPC
Initiative and included in the EC LEIT-ICT 2018 calls.
At project end, the EsDs will have a high TRL (Techni-
cal Readiness Level) that will enable stable application
production at reasonable scale. [8]
The EuroHPC Initiative is based on a Memorandum of
Understanding that was signed on March 23, 2017 in
Rome. Its plans for the creation of two pre-Exascale
machines, followed by the delivery of two machines
that are actually Exascale. There are a lot of things to
consider such as the creation of the micro-processor
with European technology and the integration of
the micro-processor in the European Exascale ma-
chines [7]. IPCEI (Important Project of Common Euro-
pean Interest) is another parallel initiative, related to
EuroHPC. The IPCEI for HPC at the moment involves
France, Italy, Spain, and Luxembourg but it is also
open to other countries in the European Union. If all
goes according to plan, the first pre-Exascale machine
will be released by 2022 – 2023. By 2024 – 2025, the
Exascale machines will be delivered. [7]
Partly other time lines are shown in the summary on
Exascale race as seen by Hyperion at April 20, 2017 [9]
(see Figure 1.1).
1.2 Related Roadmapping Initiatives
The Eurolab-4-HPC vision complements existing ef-
forts such as the ETP4HPC Strategic Research Agenda
(SRA). ETP4HPC is an industry-led initiative to build a
globally competitive HPC system value chain. Devel-
opment of the EuroLab-4-HPC vision is aligned with
ETP4HPC SRA in its latest version to be scheduled for
September 2017. SRA 2017 is targeting a roadmap
towards Exascale computers that spans until approx-
imately 2022, whereas the Eurolab-4-HPC vision tar-
gets the speculative period beyond Exascale, so ap-
proximately 2023 – 2030. The EuroLab-4-HPC vision
is developed in close collaboration with the “HiPEAC
Vision” of HiPEAC CSA that features the broader area
of “High Performance and Embedded Architecture
and Compilation”. The EuroLab-4-HPC vision com-
plements the HiPEAC Vision 2017 document with a
stronger focus on disruptive technologies and HPC.
The current state of available roadmaps that are adja-
cent to the Eurolab-4-HPC vision is shown in the table
below:
1.3 Working Towards the
Eurolab-4-HPC Roadmap/Vision
The Eurolab-4-HPC vision has been developed as a
research roadmap with a substantially longer-term
time-window thanmost of the roadmaps shown above.
Since the beginning, it has been our target to stick to
technical matters and provide an academic research
perspective. Because targeting the post-Exascale era
with a horizon of approximately 2022 – 2030 will be
highly speculative, we proceeded as follows:
1. Select disruptive technologies that may be tech-
nologically feasible in the next decade.
2. Assess the potential hardware architectures and
their characteristics.
3. Assess what that could mean for the different
working groups (WG) topics (concerns all WGs).
The vision roughly follows the structure: “IF technol-
ogy ready THEN foreseeable impact onWG topic could
be ...”
The first task performed was to select potentially dis-
ruptive technologies and summarize its potential for
the next decade with the help of experts in a “Report
on Disruptive Technologies”. The report has reached
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U.S.
• Sustained ES: 2023
• Peak ES: 2021
• Vendors: U.S.
• Processors: U.S.
• Initiatives: NSCI/ECP
• Cost: $ 300 – $ 500Mper system, plus heavy
R&D investments
EU
• Sustained ES: 2023 – 2024
• Peak ES: 2021
• Vendors: U.S., Europe
• Processors: U.S., ARM
• Initiatives: PRACE, ETP4HPC
• Cost: $ 300 – $ 350M per system, plus heavy
R&D investments
China
• Sustained ES: 2023
• Peak ES: 2020
• Vendors: Chinese
• Processors: Chinese (plus U.S.?)
• 13th 5-Year Plan
• Cost: $ 350 – $ 500M per system, plus heavy
R&D investments
Japan
• Sustained ES: 2023 – 2024
• Peak ES: Not planned
• Vendors: Japanese
• Processors: Japanese
• Cost: $ 600 – $ 850M, this includes both
1 system and the R&D costs. Will also do
many smaller size systems
Figure 1.1: Summary of Exascale race as seen by Hyperion at April 20, 2017 [9]
a stage of maturity and its impact on hardware and
software is provided in working group zero, which is
the basis for all other working groups.
0. Impact of disruptive technologies
(Theo Ungerer, University of Augsburg, Ger-
many)
Aside from a working group zero on disruptive tech-
nologies, we defined five more working groups and
assigned working group leaders:
1. New technologies and hardware architectures
(Avi Mendelson, Technion, Haifa)
2. System software and programming environment
(Paul Carpenter, BSC, Barcelona)
3. HPC application requirements
(Paul Carpenter, BSC, Barcelona)
4. Vertical challenges: Green ICT, energy and re-
siliency
(Bastian Koller and Axel Tenschert, HLRS,
Stuttgart)
5. Convergence of HPC, with IoT and the Cloud
(Babak Falsafi, EPFL, Lausanne)
Altogether about 46 contributors signed up to work
on the vision.
The timescale of the first year concerned:
2016, April 30: We delivered an input to the EC con-
sultation process regarding “game changing technol-
ogy”2.
2016, August 31: preliminary roadmap available3
The preliminary roadmap deliverable was well re-
ceived by EC reviewers as well as in HPC public shown
by an article in The Next Platform of October 12,
2016 [10].
The EC Reviewer Comments were
2ec.europa.eu/futurium/en/content/fet-proactive
3www.eurolab4hpc.eu/roadmap/
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Table 1.1: Current state of available roadmaps adjacent to the Eurolab-4-HPC vision.
Goal Timespan SWOT/
Political
Scope
HiPEAC Vision Steer European academic research (driven
by industry)
Short: 3 years,
Mid: 6 years,
Long: > 2020
Yes HPC + embedded
ETP4HPC
SRA/EXDCI
Strengthening European (industrial) HPC
ecosystem
6 years
(2014 to 2020)
Yes HPC except applica-
tions
PRACE Scientific
Case
(Academic) need for European HPC infras-
tructure
8 years (2012
to 2020)
Yes HPC applications
EESI (European
Exascale Software
Initiative)
Development of efficient Exascale applica-
tions
5 to 10 years No Exascale applications
BDVA (Big Data
Value Associa-
tion)
Big Data technologies roadmap 2020 – Big data
Rethink Big Roadmap for European Technologies in
Hardware and Networking for Big Data
– – Big data
ECSEL MASRIA European leadership in enabling and indus-
trial technologies. Competitive EU ECS in-
dustry.
2015 roadmap
to about 2025
Yes Electronic compo-
nents and systems
(ECS)
Next Genera-
tion Computing
Roadmap
Strengthening European industry 2014: 10 to 15
years
– HPC extensively cov-
ered
Eurolab-4-HPC Academic excellence in HPC 2023 – 2030 No Whole HPC stack
• enhance with proposals of what EC should be
funding
• integrate/combine with EXDCI/ETP4HPC SRA.
Other observations were that the working groups
proved not very effective and the WG sections in
preliminary roadmap are not well aligned with each
other.
The Mission for the Second Year concerned:
• form a single expert working group:
Avi Mendelson, Luca Benini, Babak Falsafi, San-
dro Bartolini, Dietmar Fey, Marc Duranton,
François Bodin, Simon McIntosh–Smith, Igor
Zacharov, Paul Carpenter, Theo Ungerer
• revisit Disruptive Technologies and implications
of current roadmap
• harmonize, restructure and revise the different
roadmap sections
• recommend potential EC funding opportunities
The working schedule for the second year was:
• 2017-01-23 DTHPC:Workshop onDisruptive Tech-
nologies in high-Performance Computing in the
Next Decade, talk on roadmap
• 2017-03-17 Kickoff Telco of expert working group
• 2017-03-20 Discuss at ETP4HPC SRA Kickoff
• 2017-04-28 HiPEAC CSW Zagreb: Workshop: “To-
wards the Eurolab-4-HPC Long-term Roadmap
on High-performance Computing in Years 2022 –
2030”
• 2017-05-03 Talk “Potential Impact of Future Dis-
ruptive Technologies on Embedded Multicore
Computing”, at AK Multicore, Munich
• 2017-05-04 same talk at PARS Workshop, Hagen
• 2017-05-17 at HPC Summit: Roadmapping talk at
Workshop of EuroLab-4-HPC: the Future of High-
Performance
• 2017-05-29+30: 1½ day Roadmap meeting of ex-
pert working group at EPFL Lausanne
• 2017-06: Experts prepare inputs
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• 2017-07-31: Final Roadmap done
• 2017-08-31: Final Roadmap deliverable due
1.4 Document Structure
The rest of this document is structured as follows: The
next section provides some insights in evolutionary,
i.e. scaling of engineering HPC applications, and po-
tentially new upcoming applications. Section 3 covers
data centres and cloud computing, eventually leading
from HPC to HPDA. Section 4 focuses on Disruptive
Technologies followed by section 5 that summarizes
the Potential Long-Term Impacts of Disruptive Tech-
nologies for HPC Hardware and Software in separate
subsections. Section 6 covers Green ICT and Resiliency
as Vertical Challenges, and finally Section 7 focuses on
System Software and Programming Environment.
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2 Evolutionary and NewUpcoming Applications
Industrial and scientific applications are the raison
d’être of high-performance computing. Production
HPC systems should meet the needs of the users, and
they must anticipate future evolutionary and disrup-
tive changes in these requirements. This section col-
lects the main requirements of HPC users, includ-
ing applications, numerical libraries, and algorithms.
The focus is on the impact of HPC requirements on
HPC computing systems, rather than the applications
themselves.
We expect a continuous scaling of existing HPC engi-
neering applications, but also combining HPC engi-
neering applications with data analysis (from HPC to
HPDA) and AI techniques. It is important to note that
scientific applications have very long lifetimes, mea-
sured in decades, which is much longer than other
software domains, and dramatically longer than hard-
ware. We also see new applications for HPC and HPDA
that may influence future HPC systems. Such new
applications can only partly be predicted.
The top three challenges for support of future appli-
cations in HPC and HPDA are:
• Programming environments: the need for suit-
able abstractions between the application and
the underlying complex hardware and storage,
• System software and management: scalable and
smart runtime systems,
• Big data and usage models: smart processing, vi-
sualization, quantification of uncertainties; post-
processing takes more time than computation.
2.1 Strong Scaling Evolutionary HPC
Applications
Theworkflows of HPC applications are becomingmore
complex, moving from code coupling, resilience, and
reproducibility to add application integrating multi-
physics, multiphase models, data assimilations, data
analytics, and edge computing.
Importance of Legacy Codes
GPGPU-programming, PGAS and other programming
paradigms have not become as widespread as envi-
sioned. Fortran, C++, OpenMP, MPI are still dominat-
ing.
The cost of code is so huge that rewriting or re-
architecturing an application is almost unfeasible, par-
ticularly due to the existence of community code and
code developed by ISVs (independent software ven-
dors), and due to specific training of users.
In practice, changes happen on extreme events (e.g.
stop working) not in anticipation and cannot be an-
ticipated without access to the new technologies (e.g.
NVM).
The larger the code is, the more difficult it becomes
to change since the number of possible failures due to
source modifications increases dramatically with size
as well as the time to run validation tests.
The older the code is, the higher is the probability
that the original authors are not around anymore and
that nobody really masters the innards of the source
code.
The cost of evolution is also a slowing factor. A code
developer produces around 10,000 lines of validated
code (LOC) per year and a LOC costs between 10 € and
100 € [1].
2.2 Potentially New HPC Applications
We expect a pull by New Applications and SW Tech-
nologies:
• High Performance Data Analysis (HPDA): data
mining and analysis of big data
• Pre- and post-processing, and data assimilation
• Integrate simulation, big data andmachine learn-
ing
14 Evolutionary and New Upcoming Applications
• Machine Learning: deep learning/neuromorphic
in engineering simulation
• Internet of Things: real-time and interactive
analysis and visualisation (Industry 4.0, smart
cities, connected autonomic cars)
• New expert programming languages (DSLs)
• Approximate computing (concerns both soft-
ware and hardware)
HPDA will be covered in detail in Section 3 “Data
Centre and Cloud Computing”.
Machine Learning is a very popular approach for Ar-
tificial Intelligence that trains systems to learn how to
make decisions and predict results on their own. Deep
learning is a machine learning technique inspired by
the neural learning process of the human brain. Deep
learning uses deep neural networks (DNNs), so called
because of their deep layering of many connected ar-
tificial neurons (sometimes called perceptrons), which
can be trained with enormous amounts of input data
to quickly solve complex problems with high accuracy.
Once a neural network is trained, it can be deployed
and used to identify and classify objects or patterns
in a process known as inference.
Most neural networks consist of multiple layers of
interconnected neurons. Each neuron and layer con-
tributes towards the task that the network has been
trained to execute. For example; AlexNet, the Convo-
lutional Neural Network (CNN) that won the 2012 Im-
ageNet competition, consists of eight layers, 650,000
interconnected neurons, and almost 60 million pa-
rameters. Today, the complexity of neural networks
has increased significantly, with recent networks such
as deep residual networks (for example ResNet-152)
having more than 150 layers, and millions more con-
nected neurons and parameters. [2]
Today’s leading organizations are using machine
learning-based tools to automate decision processes,
and they’re starting to experiment with more-
advanced uses of artificial intelligence (AI) for digital
transformation. Corporate investment in artificial in-
telligence is predicted to triple in 2017, becoming a
$ 100 billion market by 2025. [3]
Deep learning brings a shift in how we approach
massive-scale simulations. The early applications of
deep learning in using an approximation approach to
HPC is taking experimental or supercomputer simula-
tion data and using it to train a neural network, then
turning that network around in inference mode to re-
place or augment a traditional simulation. Such an ap-
proach is incredibly promising, but raises the question
of understandability and confidence in the results, un-
less the neural network is able to explain the reasons
for its output. Ultimately, by allowing the simulation
to become the training set, the Exascale-capable re-
sources can be used to scale a more informed simu-
lation, or simply be used as the hardware base for a
massively scalable neural network.
On the software side, it means that pre- and post-
processing data can be trained and certain parts of
the application can be scrapped in favour of AI (or
numerical approaches can click on at a certain point
using trained data). Either way, applications will have
to change. [4]
Internet of Things (IoT) is also having an impact on
traditional high-performance computing because of
a number of industrial applications that have histori-
cally adopted embedded technologies but can benefit
fromhigher performance. Sensors and cyber-physical
systems are prominent examples of embedded tech-
nologies that requiremanaging and analysingmassive
amounts of data. In these applications, the embedded
systems must collaborate hand-in-hand to filter and
analyse data locally due to the massive scale of the
data generated prior to consultingwith a cloud service
for high quality decisions.
New expert programming languages (DSLs)
Domain-specific languages (DSLs) are computer lan-
guages specialized to particular application domains,
in contrast to general-purpose languages. [5]
Approximate computing is a computationwhich re-
turns a possibly inaccurate result rather than a guaran-
teed accurate result, for a situation where an approxi-
mate result is sufficient for a purpose. One example
of such situation is for a search engine where no ex-
act answer may exist for a certain search query and
hence, many answers may be acceptable. Similarly,
occasional dropping of some frames in a video applica-
tion can go undetected due to perceptual limitations
of humans [6]. Scientific domains such as weather
and climate prediction have had success using lower
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precision calculations: 32 bits and even potentially 16
or 8 bits [7].
Approximate computing trades off computation qual-
ity with effort expended, and as rising performance
demands confront plateauing resource budgets, ap-
proximate computing has become not merely attrac-
tive, but even imperative. A survey of techniques for
approximate computing is provided by [8].
2.3 HPC Application Requirements
2.3.1 Need for More Performance
There is no doubt that all user communities see a con-
tinued demand for ever-more computational perfor-
mance well beyond Exascale. In addition, many users
highlight increasing challenges related to data storage
and processing. More quantitative details on future
computational requirements are in the U.S Advanced
Scientific Computing Advisory Committee (ASCAC)
report [9] and the 2012 PRACE Scientific Case [1].
2.3.2 Adapting Applications for Scalability and
Heterogeneity
HPC applications need to be adapted for Exascale sys-
tems and beyond. It will be some time after the in-
troduction of the first Exaflops machine before more
than a handful of applications are able to take full ad-
vantage of such amachine. The biggest issues relate to
scalability (identifying and managing sufficient levels
of parallelism), heterogeneity (including accelerators),
and parallel I/O. Scientific codebases have very long
lifetimes, on the order of decades, over which they
have earned their users’ trust [10]. For this reason,
HPC application developers are reluctant to rewrite
their software, and are keen to follow an incremental
path [11].
There is strong interest in higher-level programming
abstractions to provide independence and portabil-
ity from the details of particular hardware imple-
mentations and execution environments, including
varying degrees of parallelism, application-specific
designs, heterogeneity, accelerators, and complex
(deeper) memory hierarchies [12]. Compilers and run-
time systems should perform complex transforma-
tions such as overlapping computations and commu-
nications [11], auto-tuning [12], scheduling and load
balancing (especially difficult with multi-scale mul-
tiphysics codes). New abstractions are needed to im-
prove parallel I/O. Domain-Specific Languages (DSLs)
help by separating domain science from the program-
ming challenges [12]. Much more research is needed
in these areas, but from the application point-of-view,
the main barriers to their adoption are lack of stan-
dardization or long-term support in compilers and
libraries [13], as well as difficulties in the interoper-
ability of multiple programming models in large code-
bases. Regarding accelerators, there are currently
too many incompatible programming interfaces, e.g.
CUDA, OpenCL, OpenACC, and OpenMP 4.0, and consol-
idation on an open, vendor-neutral and widely used
standard is needed [12].
There are serious difficulties with performance anal-
ysis and debugging, and existing techniques based
on printf, logging and trace visualization will soon
be intractable. Existing debuggers are good for small
problems, but more work is needed to (graphically)
track variables to find out where the output first be-
came incorrect, especially for bugs that are difficult
to reproduce. Performance analysis tools require
lightweight data collection using sampling, folding
and other techniques, so as not to increase execution
time or disturb application performance (leading to
non-representative analysis). There is a need for both
superficial on-the-fly analysis and in-depth AI and
deep learning analytics. As compilers and runtime
systems become more complex, there will be a grow-
ing gap between runtime behaviour and the changes
in the application’s source code required to improve
performance—although this does not yet seem to be
a significant problem.
There is a concern that future systems will have worse
performance stability and predictability, due to com-
plex code transformations, dynamic adapting for en-
ergy and faults, dynamically changing clock speeds,
and migrating work [10]. This is problematic when
predictability is required, e.g., for real-time applica-
tions such as weather forecasting and for making pro-
posals for access to HPC resources (since proposals
need an accurate prediction of application perfor-
mance scalability).
2.3.3 Need for Co-Design
Application communities are keen to be involved in
co-design activities, in order to ensure appropriate fu-
ture system designs, with appropriate memory capac-
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ities, memory hierarchies, networks and topologies
and storage systems well suited to a class of appli-
cations [12]. Users need early access to prototypes,
in order to test algorithm performance and provide
feedback to system designers [10]. LINPACK perfor-
mance is seen as non-representative of real world per-
formance. Long-term partnerships are needed be-
tween vendors, HPC centres, research institutes and
universities, as is being done in the U.S. ExMatEx (ex-
treme materials), CESAR (advanced reactors) and Ex-
aCT (combustion in turbulence) co-design centres.
2.3.4 Extreme Data
A new paradigm for scientific discovery is emerging
due to the exponentially increasing volumes of data
generated by HPC simulations and collected from tele-
scopes, colliders, and other scientific instruments or
sensors [14]. From the application point of view, the
major problem is how to extract new knowledge or
insights from the data [15, 14]. Specific problems re-
lated to computing systems aremanaging data (stream-
ing data processing, archiving, curation, metadata,
provenance, distribution and access), data analytics
(statistical streaming data analysis, machine learn-
ing on high-dimensional data), data-intensive simula-
tion (large-scale multi-physics and multi-scale sim-
ulations), data-driven inversion and assimilation (high-
dimensional Bayesian inference, e.g., Full Waveform
Inversion for oil and gas), and statistics and stochas-
tic methods (direct-inverse uncertainties and extreme
event statistics) [16]. Users may wish to continue
using a trusted (but inefficient) algorithm that has
worked well on smaller data volumes [17].
Data movement is a major problem, including dis-
tributing data among scientists worldwide at accept-
able cost and movement across infrastructure from
the point of generation or collection. There is a need
for in situ analytics and data reduction, with pre-
processing, simulation, post-processing and visual-
ization executed on the same HPC cluster. This re-
quires batch and interactive workloads to coexist and
it needs interoperable file formats [11] and means of
communication between HPC and analytics, such as
databases or object stores.
More details on the convergence of HPC and big data
are given in Section 3.
2.3.5 Interactivity and Usage Models
There are two broad categories of HPC usage. Capa-
bility computing refers to very large jobs that use
(almost) the entire machine, e.g., brain simulation,
or high-resolution turbulence model, and such a job
must complete in the minimum time. Capacity (or
throughput) computing refers to a large number of
concurrent jobs, with a trade-off between minimising
individual job execution time and maximising overall
throughput. Capacity computing currently uses per-
haps a few thousand cores per job, and it is commonly
used for large ensembles of moderate-scale computa-
tions, e.g., for weather or climate simulations (in order
to understand the distribution of possible outcomes)
and for design space exploration.
There is increasing interest in “real time” and inter-
active supercomputing. High priority simulations are
needed for extreme weather and mission-critical jobs
(e.g. at NASA). Interactive jobs are also needed, as
described above, for in situ visualization, as well as
for computational steering: changing parameters in
a simulation model as it runs, and changing resolu-
tions in certain places of importance. Interactive and
batch jobs should adapt to dynamic resource availabil-
ity [12], which is an opportunity for new algorithms
and programming models.
Finally, there is an opportunity to execute HPC work-
loads in the cloud, especially for SMEs and to support
real time or high priority jobs. There have been some
pilots, that show problems with the cost model, data
security [1] and privacy (e.g. for medical data), licenc-
ing problems and data transfer costs.
2.3.6 Other Application Issues
Resiliency is a vertical problem, and Application-
Based Fault Tolerance (ABFT) techniques handle de-
tectable, correctable and silent errors inside the appli-
cation. Some algorithms have better fault tolerance
than others, for example iterative solvers, which are
widely used in Computational Fluid Dynamics (CFD)
and other areas tolerate errors (or approximations like
analog computing) by executing more iterations.
Energy Minimization Since energy consumption is
a major concern, users require better tools to mea-
sure the energy consumption. More importantly, they
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also need to be incentivized to minimise their energy
use.
Other Application Issues outside the scope of this
roadmap (because they can be dealt with inside the
application communities themselves) include: devel-
opment of ultra-scalable solvers based on hierarchi-
cal algorithms [13], mesh generation [13], verifica-
tion and validation and uncertainty quantification
(VVUQ) [13], difficulty of coupling models at differ-
ent scales, etc. [14], parallelization in time [13], meth-
ods to extract information/understanding from large
quantities of scientific data [15], parallelization in
time [13].
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3 Data Centre and Cloud Computing
3.1 Convergence of HPC and Cloud
Computing
High-performance computing refers to technologies
that enable achieving a high-level computational ca-
pacity as compared to a general-purpose computer
[1]. High-performance computing in recent decades
has been widely adopted for both commercial and re-
search applications including but not limited to high-
frequency trading, genomics, weather prediction, oil
exploration. Since inception of high-performance
computing, these applications primarily relied on sim-
ulation as a third paradigm for scientific discovery
together with empirical and theoretical science.
The technological backbone for simulation has been
high-performance computing platforms (also known
as supercomputers) which are specialized computing
instruments to run simulation at maximum speed
with lesser regards to cost. Historically these plat-
forms were designed with specialized circuitry and ar-
chitecture ground up with maximum performance be-
ing the only goal. While in the extreme such platforms
can be domain-specific [2], supercomputers have been
historically programmable to enable their use for a
broad spectrum of numerically-intensive computa-
tion. To benefit from the economies of scale, super-
computers have been increasingly relying on commod-
ity components starting from microprocessors in the
eighties and nineties, to entire volume servers with
only specialized interconnects [3] taking the place of
fully custom-designed platforms [4].
In the past decade, there have been two trends that are
changing the landscape for high-performance com-
puting and supercomputers. The first trend is the
emergence of data analytics as the fourth paradigm
[5] complementing simulation in scientific discovery.
The latter is often related to asHigh-PerformanceData
Analytics (HPDA). While simulation still remains as a
major pillar for science, there are massive volumes of
scientific data that are now gathered by instruments,
sensors augmenting data from simulation available for
analysis. The Large Hadron Collider and the Square
Kilometre Array are just two examples of scientific ex-
periments that generate in the order of Petabytes of
data a day. This recent trend has led to the emergence
of data science and data analytics as a significant en-
abler not just for science but also for humanities.
The second trend is the emergence of cloud comput-
ing and warehouse-scale computers (also known as
data centres) [6]. Today, the backbone of IT and the
“clouds” are data centres that are utility-scale infras-
tructure. Data centres consist of low-cost volume pro-
cessing, networking, and storage servers aiming at
cost-effective data manipulation at unprecedented
scales. Data centre owners prioritize capital and oper-
ating costs (often measured in performance per watt)
over ultimate performance. Typical high-end data
centres draw around 20 MW, occupy an area equiva-
lent to 17 times a football field and incur a 3 billion
Euros in investment. While data centres are primarily
designed for commercial use, the scale at which they
host and manipulate (e.g., personal, business) data
has led to fundamental breakthroughs in both data
analytics and data management. By pushing comput-
ing costs to unprecedented low limits and offering
data and computing services at a massive scale, the
clouds will subsume much of embarrassingly parallel
scientific workloads in high-performance computing,
thereby pushing custom infrastructure for the latter
to a niche.
3.2 Massive Data Analytics
We are witnessing a second revolution in IT, at the cen-
tre of which is data. The emergence of e-commerce
and massive data analytics for commercial use in
search engines, social networks and online shopping
and advertisement has led to wide-spread use of mas-
sive data analytics (in the order of Exabytes) for
consumers. Data now also lies at the core of the
supply-chain for both products and services in mod-
ern economies. Collecting user input (e.g., text search)
Data Centre and Cloud Computing 19
and documents online not only has led to ground-
breaking advances in language translation but is also
in use by investment banks mining blogs to identify
financial trends. The IBM Watson experiment is a ma-
jor milestone in both natural language processing and
decision making to showcase a question answering
system based on advanced data analytics that won a
quiz show against human players.
The scientific community has long relied on gen-
erating (through simulation) or recording massive
amounts of data to be analysed through high-
performance computing tools on supercomputers.
Examples include meteorology, genomics, connec-
tomics (connectomes: comprehensive maps of con-
nections within an organism’s nervous system), com-
plex physics simulations, and biological and environ-
mental research. The proliferation of data analytics
for commercial use on the internet, however, is paving
the way for technologies to collect, manage and mine
data in a distributed manner at an unprecedented
scale even beyond conventional supercomputing ap-
plications.
Sophisticated analytic tools beyond indexing and rudi-
mentary statistics (e.g., relational and semantic inter-
pretation of underlying phenomena) over this vast
repository of data will not only serve as future fron-
tiers for knowledge discovery in the commercial world
but also form a pillar for scientific discovery [7]. The
latter is an area where commercial and scientific ap-
plications naturally overlap, and high-performance
computing for scientific discovery will highly benefit
from the momentum in e-commerce.
There are a myriad of challenges facing massive data
analytics including management of highly distributed
data sources, and tracking of data provenance, data
validation, mitigating sampling bias and heterogene-
ity, data format diversity and integrity, integration,
security, sharing, visualization, and massively parallel
and distributed algorithms for incremental and/or
real-time analysis.
With respect to algorithmic requirements and diver-
sity, there are a number of basic operations that serve
as the foundation for computational tasks in massive
data analytics (often referred to as dwarfs [8] or giants
[7]). They include but are not limited to: basic statis-
tics, generalized n-body problems, graph analytics,
linear algebra, generalized optimization, computing
integrals and data alignment. Besides classical algo-
rithmic complexity, these basic operations all face a
number of key challenges when applied to massive
data related to streaming data models, approximation
and sampling, high-dimensionality in data, skew in
data partitioning, and sparseness in data structures.
These challenges not only must be handled at the al-
gorithmic level, but should also be put in perspec-
tive given projections for the advancement in pro-
cessing, communication and storage technologies in
platforms.
Many important emerging classes of massive data an-
alytics also have real-time requirements. In the bank-
ing/financial markets, systems process large amounts
of real-time stock information in order to detect time-
dependent patterns, automatically triggering oper-
ations in a very specific and tight timeframe when
some pre-defined patterns occur. Automated algorith-
mic trading programs now buy and sell millions of
dollars of shares time-sliced into orders separated by
1ms. Reducing the latency by 1ms can be worth up
to $ 100 million a year to a leading trading house. The
aim is to cut microseconds off the latency in which
these systems can reach to momentary variations in
share prices [9].
3.3 Warehouse-Scale Computers
Large-scale internet services and cloud computing are
now fuelled by large data centres which are a ware-
house full of computers. These facilities are funda-
mentally different from traditional supercomputers
and server farms in their design, operation and soft-
ware structures and primarily target delivering a ne-
gotiated level of internet service performance at min-
imal cost. Their design is also holistic because large
portions of their software and hardware resources
must work in tandem to support these services [6].
High-performance computing platforms are also con-
verging with warehouse scale computers primarily
due to the growth rate in cloud computing and server
volume in the past decade. James Hamilton, Vice
President and Distinguished Engineer at Amazon and
the architect of their data centres commented on the
growth of Amazon Web Services (AWS) stating in 2014
that “every day AWS adds enough new server capacity
to support Amazon’s global infrastructure when it was
a $7B annual revenue enterprise (in 2004)”.
Silicon technology trends such as the end of Dennard
Scaling [10] and the slowdown and the projected end
of density scaling [11] are pushing computing towards
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a new era of platform design tokened ISA: (1) tech-
nologies for tighter integration of components (from
algorithms to infrastructure), (2) technologies for spe-
cialization (to accelerate critical services), and (3)
technologies to enable novel computation paradigms
for approximation. These trends apply to all mar-
ket segments for digital platforms and reinforce the
emergence and convergence of volume servers in
warehouse-scale computers as the building block for
high-performance computing platforms.
Withmodern high-performance computing platforms
being increasingly built using volume servers, there
are a number of salient features that are shared
among warehouse-scale computers and modern high-
performance computing platforms including dynamic
resource allocation andmanagement, high utilization,
parallelization and acceleration, robustness and in-
frastructure costs. These shared concerns will serve
as incentive for the convergence of the platforms.
There are also a number of ways that traditional high-
performance computing ecosystems differ from mod-
ern warehouse-scale computers [12]. With perfor-
mance being a key criterion, there are a number of
challenges facing high-performance computing on
warehouse-scale computers. These include but are
not limited to efficient virtualization, adverse network
topologies and fabrics in cloud platforms, low mem-
ory and storage bandwidth in volume servers, multi-
tenancy in cloud environments, and open-source deep
software stacks as compared to traditional supercom-
puter custom stacks. As such, high-performance com-
puting customers must adapt to co-exist with cloud
services given these challenges, while warehouse-
scale computer operators must innovate technologies
to support the workload and platform at the intersec-
tion of commercial and scientific computing.
3.4 Cloud-Embedded HPC and Edge
Computing
The emergence of data analytics for sciences andware-
house scale computingwill allowmuch of theHPC that
can run on massively parallel volume servers at low
cost to be embedded in the clouds, pushing infrastruc-
ture for HPC to the niche. While the cloud vendors
primarily target a commercial use of large-scale IT
services and may not offer readily available tools for
HPC, there are a myriad of opportunities to explore
technologies that enable embedding HPC into public
clouds.
Large-scale scientific experiments also will heavily
rely on edge computing. The amount of data sensed
and sampled is far beyond any network fabric capabili-
ties for processing in remote sites. For example, in the
Large Hadron Collider (LHC) in CERN, beam collisions
occur every 25 ns, which produce up to 40 million
events per second. All these events are pipelined with
the objective of distinguishing between interesting
and non-interesting events to reduce the number of
events to be processed to a few hundreds events [13].
These endeavours will need custom solutions with
proximity to sensors and data to enable information
extraction and hand in hand collaboration with either
HPC sites or cloud-embedded HPC services.
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4 Disruptive Technolo-gies in Hardware/VLSI
4.1 Introduction
Roadmapping beyond the upcoming Exascale ma-
chines (2023 – 2030) is extremely speculative. The
basic idea of the Eurolab-4-HPC vision is therefore to
assess potentially disruptive technologies and sum-
marize their impacts on HPC hardware as IF ... THEN ...
statements, i.e. IF disruptive technology will be avail-
able THEN potential impact on hardware could be.
We survey the current state of research and develop-
ment and its potential for the future of the following
VLSI/hardware technologies:
• CMOS scaling
• Die stacking and 3D chip technologies
• Non-volatile Memory (NVM) technologies
• Photonics
• Resistive Computing
• Neuromorphic Computing
• Quantum Computing
• Nanotubes and Nanowires
• Graphene
• Diamond Transistors
To sort the different technologies we define three dif-
ferent types of disruptive technology innovations be-
sides Sustaining Technology. The above technologies
are filed as follows:
• Sustaining: An innovation that does not princi-
pally affect existing HPC. Innovations improving
HPC hardware in ways that were generally ex-
pected.
– CMOS scaling and Die stacking, see sec-
tion 4.2
• Disruptive technologies that create a new line of HPC
hardware in a way generally expected.
– NVM and Photonics, see section 4.3
• Disruptive technologies that potentially create alter-
native ways of computing.
– Resistive, Neuromorphic, and Quantum
Computing, see section 4.4
• Disruptive technologies that potentially replace CMOS
for processor logic.
– Nanotube, Graphene, and Diamond tech-
nologies, see section 4.5
We summarize potential long-term impacts of Disrup-
tive Technologies on HPC hardware in section 5 of
the vision. Such impacts could concern the processor
logic, the memory hierarchy, and potential hardware
accelerators.
4.2 Sustaining Technology (improving
HPC HW in ways that are generally
expected)
4.2.1 Continuous CMOS scaling
ContinuingMoore’s Law andmanaging power and per-
formance tradeoffs remain as the key drivers of the
International Technology Roadmap For Semiconduc-
tors 2015 Edition (ITRS 2015) grand challenges. Silicon
scales according to the Semiconductor Industry Asso-
ciation’s ITRS 2.0, Executive Summary 2015 Edition [1]
to 11/10 nm in 2017, 8/7 nm in 2019, 6/5 nm in 2021,
4/3 nm in 2024, 3/2.5 nm in 2027, and 2/1.5 nm in 2030
for MPUs or ASICs.
DRAM half pitch (i.e., half the distance between iden-
tical features in an array) is projected to scale down
to 10 nm in 2025 and 7.7 nm in 2028 allowing up to
32 GBits per chip. However, DRAMscaling below 20 nm
is very challenging. DRAM products are approaching
fundamental limitations as scaling DRAM capacitors
is becoming very difficult in 2D structures. It is ex-
pected that these limits will be reached by 2024 and
after this year DRAM technology will saturate at the
32 Gbit level unless some major breakthrough will oc-
cur [2]. The same report foresees that by 2020 the 2D
Flash topological method will reach a practical limit
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with respect to cost effective realization of pitch di-
mensions. 3D stacking is already extensively used to
scale flash memories by 3D flash memories.
Process downscaling results in increasing costs below
10 nm: the cost per wafer increases from one technol-
ogy node to the next [3]. The ITRS roadmap does not
guarantee that silicon-based CMOS will extend that
far because transistors with a gate length of 6nm or
smaller are significantly affected by quantum tunnel-
ing.
CMOS scaling depends on fabs that are able to manu-
facture chips at the highest technology level. Only
four such fabs are remaining worldwide: Global-
Foundries, TSMC, Intel and Samsung.
Current State
Current (July 2017) high-performance multiproces-
sors feature 14- to 16-nm technology. 14-nm FinFET
technology is available by Intel (Intel Kaby Lake) and
GlobalFoundries. 10-nm manufacturing process is ex-
pected for 2nd half of 2017 or beginning of 2018 by
Intel (Cannonlake processor), Intel’s difficulties and
changed plans show the continuing challenges with
keeping pace with Moore’s law. Samsung and TSMC
also apply 10-nm technology in 2017.
Samsung revealed in March 2017 that it had shipped
over 70 thousand wafers processed using its first-
generation 10 nm FinFET fabrication process (10LPE).
This manufacturing process allowed the company to
make its chips 30% smaller compared to ICs made us-
ing its 14LPE process as well as reducing power con-
sumption by 40% (at the same frequency and complex-
ity) or increasing their frequency by 27% (at the same
power and complexity). Samsung applies that pro-
cess to the company’s own Exynos 9 Octa 8895 as well
as Qualcomm’s Snapdragon 835 seen in the Samsung
Galaxy S8 [4].
Company Roadmaps
R&D has begun for 5 nm by all four remaining fabs
TSMC, GlobalFoundries, Intel and Samsung and also
beyond towards 3 nm. Both 5nm and 3nm present
a multitude of unknowns and challenges. Regard-
less, based on the roadmaps from various chipmakers,
Moore’s Law continues to slow as process complexities
and costs escalate at each new chip generation.
Intel plans 7 nm FinFET for production in early to
mid-2020, according to industry sources. Intel’s 5 nm
production is targeted for early 2023, sources said,
meaning its traditional 2-year process cadence is ex-
tending to roughly 2.5 to 3 years [5].
TSMC plans to ship 5 nm in 2020, which is also ex-
pected to be a FinFET. In reality, though, TSMC’s 5 nm
will likely be equivalent in terms of specs to Intel’s
7 nm, analysts said [5].
TSMC will be starting risk production of their 7 nm
process in early 2017 and is already actively in de-
velopment of 5 nm process technology as well. Fur-
thermore, TSMC is also in development of 3nm pro-
cess technology. Although 3nm process technology
already seems so far away, TSMC is further looking to
collaborate with academics to begin developing 2 nm
process technology [6].
Samsung’s newest foundry process technologies and
solutions introduced at the annual Samsung Foundry
Forum include 8nm, 7 nm, 6 nm, 5 nm, 4 nm in its
newest process technology roadmap [7]. However, no
time scale is provided.
GlobalFoundries decided to skip 10 nm in favor for
its next generation 7nmmanufacturing technology,
which is planned to start mass production of commer-
cial chips in the second half of 2018. It is targeting
high-performance components, such as CPUs, GPUs
and SoCs for various applications (mobile, PC, servers,
etc.) [8].
Compared to GlobalFoundries’ current leading-edge
14LPP fabrication technology, the initial DUV-only
(deep ultraviolet) 7 nm process promises over 50%
area reduction as well as over 60% power reduction
(at the same frequency and complexity) or over 30%
performance improvement (at the same power and
complexity). In practice, this means that in an ideal
scenario GlobalFoundries will be able to double the
amount of transistors per chip without increasing its
die size while improving its performance per watt
characteristics [8].
Initially GlobalFoundries will continue to use DUV ar-
gon fluoride (ArF) excimer lasers with 193 nm wave-
length with its 7 nm production process, but over
time it hopes to insert extreme ultraviolet lithography
(EUV) tools with 13.5 nm wavelength into production
flow. GlobalFoundries does not reveal timeframes for
its 7 nm with EUV, but it is safe to say that EUV will
be used in 2019 at the earliest. Also Samsung, Intel,
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and TSMC have confirmed their intentions to pursue
a DUV-only 7 nm process technology [8].
Research Perspective
“It is difficult to shed a tear forMoore’s Lawwhen there
are so many interesting architectural distractions on
the systems horizon” [9]. However, silicon technology
scalingwill still continue and research in silicon-based
hardware is still prevailing, in particular targeting
specialized and heterogeneous processor structures
and hardware accelerators.
However, each successive process shrink becomes
more expensive and therefore each wafer will bemore
expensive to deliver. One trend to improve the den-
sity on chips will be 3D integration also of logic. Hard-
ware structures that mix silicon-based logic with new
NVM technology are upcoming and intensely inves-
tigated. A revolutionary DRAM/SRAM replacement
will be needed [1].
As a result, non-silicon extensions of CMOS, using III–V
materials or Carbon nanotube/nanowires, as well as
non-CMOS platforms, includingmolecular electronics,
spin-based computing, and single-electron devices,
have been proposed [1].
For a higher integration density, new materials and
processes will be necessary. Since there is a lack of
knowledge of the fabrication process of such new ma-
terials, the reliability might be lower, which may re-
sult in the need of integrated fault-tolerance mecha-
nisms [1].
Research in CMOS process downscaling and building
fabs is driven by industry, not by academic research.
Availability of such CMOS chips will be a matter of
costs and not only of availability of technology.
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4.2.2 Die Stacking and 3D-Chip
Die Stacking and 3D chip integration denote the con-
cept of stacking integrated circuits (e.g. processors
and memories) vertically in multiple layers. 3D pack-
aging assembles vertically stacked dies in a package,
e.g., system-in-package (SIP) and package-on-package
(POP).
Die stacking can be achieved by connecting sepa-
rately manufactured wafers or dies vertically either
via wafer-to-wafer, die-to-wafer, or even die-to-die.
The mechanical and electrical contacts are realized
either by wire bonding as in SIP and POP devices or
microbumps. SIP is sometimes listed as a 3D stacking
technology, although it should be better denoted as
2.5D technology.
An evolution of SiP approach consists of stacking mul-
tiple dies (called chiplets) on a large interposer that
provides connectivity among chiplets and to the pack-
age. The interposer can be passive or active. A passive
interposer, often implemented with an organic mate-
rial to reduce cost, provides multiple levels of metal
interconnects and vertical vias for inter-chiplet con-
nectivity and for redistribution of connections to the
package. It also provides micropads for the connec-
tion of the chiplets on top. Active silicon interposers
offer the additional possibility to include logic and
circuits in the interposer itself. This more advanced
and high cost integration approach is much more flex-
ible than passive interposers, but it is also much more
challenging for design, manufacturing, test and ther-
mal management. Hence it is not yet widespread in
commercial products, with the exception of three-
dimensional DRAMmemories (e.g. High-Bandwidth
Memory (HBM, cf. Fig. 4.1) and Hybrid Memory Cube
(HMC)) where the bottom layer is active and hosts
the physical interface of the memory to the external
system.
The advantages of 3D technology based on Interposers
are numerous: Firstly, short communication distance
between dies, thus reducing communication load and
then reducing communication power consumption.
Secondly, the possibility of stacking dies from various
heterogeneous technologies, like stacking memory on
top of logic like Flash, non-volatile memories, or even
photonic devices, in order to benefit of the best tech-
nology where it fits best. And thirdly, an improved
system yield and cost by partitioning the system in a
divide and conquer approach: multiple similar dies
are fabricated, tested and sorted before the final 3D
assembly, instead of fabricating ultra large dies with
much reduced yield. The main challenges to the dif-
fusion of these technologies are manufacturing cost
(setup and yield optimization) and thermal manage-
ment since cooling high-performance die stacks re-
quires complex packages, thermal coupling materials
and heat spreaders.
Die stacking can also be achieved by stacking active
layers vertically on a single wafer in a monolithic ap-
proach. Such kind of 3D chip integration does not
use micro-pads or Through-Silicon Vias (TSVs) for
communication, but it uses multi-level interconnects
between layers, with a much finer pitch than that al-
lowed by TSVs. The main challenge in monolithic
integration is to ensure that elementary devices (tran-
sistors) have similar quality level and performance in
all the silicon layers. This is a very challenging goal
since the manufacturing process is not identical for
all the layers (low temperature processes are needed
for the layers grown on top of the bulk layer).
Some advanced solutions for vertical communication
do not require ohmic contact in metal, i.e. capacitive
and inductive coupling as well as short-range RF com-
munication solutions that are proposed instead do not
require a flow of electrons passing through a continu-
ous metal connection. These approaches are usable
both in die-stacked and monolithically integrated ICs,
but the modulation and demodulation circuits do take
space and vertical connectivity density is currently
not better than that of TSVs.
Current State
The monolithic approach of die stacking is already
used in 3D Flash memories from Samsung and also for
smart sensors. Commercial prototypes of 3D technol-
ogy date back until 2004 when Tezzaron released a 3D
IC microcontroller [2]. Intel evaluated chip stacking
for a Pentium 4 already in 2006 [3]. Recent multicore
designs using Tezzaron’s technology include the 64
core 3D-MAPS (3D MAssively Parallel processor with
Stacked memory) research prototype from 2012 [4]
and the Centip3De with 64 ARM Cortex-M3 Cores also
from 2012 [5]. Fabs are able to handle 3D packages
(e.g. [6]). In 2011 IBM announced 3D chip production
process [7]. Intel announced "3D XPoint" memory in
2015 (assumed to be 10x the capacity of DRAM and
1000x faster than NAND Flash [8]). Intel/Micro 3D-
Xpoint memory is now available as Optane-SSDs DC
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Figure 4.1: High Bandwidth Memory utilizing an active silicon Interposer [1]
P4800X-SSD as 375-Gbyte since March 2017 and stated
to be 2.5 to 77 times better than NAND-SSDs.
Both NVIDIA and AMD already exploit the high-
bandwidth and low latencies given by 3D stackedmem-
ories for a high-dense memory processor, called High-
Bandwidth Memory (HBM). AMD’s GPUs based on the
Fiji architecture with HBM are available since 2015,
and NVIDIA released Pascal-based GPUs in 2016 [9]. A
direction towards future 3D stacking of memory dies
on processor dies is the Hybrid Memory Cube from
Micron [10]. It stacks multiple DRAM dies and a sep-
arate layer for a controller which is vertically linked
with the DRAM dies. This interposer approach is used
in high end FPGAs to reduce cost.
Perspective
3D NAND Flash may be prevailing. 3D Flash memories
may enable SSDs with up to 10 TB of capacity in the
short term [11]. In 2007, earliest potential was seen
in memory stacks for mobile applications [12]. It is to
expect that 3D chip technology will widely enter the
market for mainstream architectures within the next
5 years. Representative for this current development
are, e.g., Intel’s Xeon Phi Knights Landing processors
equipped with package-integrated DRAMs in 2016 as a
result of their cooperation with Micron. While mem-
ories are already exploiting the full spectrum of 3D
integration options, logic processes lag behind in this
respect, mostly because of cost and thermal reasons.
Since memories are much cooler than logic (due to
the lower activity and operating frequency) their 3D
integration is thermally sustainable and cost-effective
today.
It is also to be expected that in a long-term perspec-
tive the technology will be expanded progressively
from 3D packaging technologies towards real 3D chip
stacking and possibly towards 3D ICs in 3D packages in
order to profit from all the benefits such technology
will offer in particular for HPC architectures.
The main challenge in establishing this 3D chip stack-
ing technology is gaining control of the thermal prob-
lems that have to be overcome to realize reliably very
dense 3D interconnections. This requires the availabil-
ity of appropriate design tools, which are explicitly
supporting 3D layouts. Both topics represent an im-
portant issue for research in the next 10 to 15 years.
Impact on Hardware
3D stacking has a series of beneficial impacts on the
hardware in general and on the possibilities how to
design future processor-memory-architectures in par-
ticular. Wafers can be partitioned into smaller dies be-
cause comparatively long horizontally running links
are relocated to the third dimension and thus en-
able smaller form factors. 3D stacking also enables
heterogeneity, by integrating layers, manufactured
in different processes, e.g., different memory tech-
nologies, like SRAM, DRAM, Spin-transfer-torque RAM
(STT–RAM) and also memristor technologies, which
would be incompatible among each other in mono-
lithic circuits. Due to short connection wires, reduc-
tion of power consumption is to be expected. Simul-
taneously, a high communication bandwidth between
layers connectedwith TSVs can be expected leading to
particularly high processor-to-memory bandwidth.
The last-level caches will probably be the first to be
affected by 3D stacking technologies when they will
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enter logic processes. 3D caches will increase band-
width and reduce latencies by a large cache memory
stacked on top of logic circuitry. In a further step it
is consequent to expand 3D chip integration also to
main memory in order to make a strong contribution
in reducing decisively the current memory wall which
is one of the strongest obstructions in getting more
performance in HPC systems. Furthermore, possibly
between 2026 and 2030, 3D arithmetic units will un-
dergo the same changes ending up in complete 3D
many-core microprocessors, which are optimized in
power consumption due to reduced wire lengths.
A collateral but very interesting trend is 3D stacking
of sensors. A technology was presented by Olympus
in which more than 4 million microbumps have been
used for stacking a 16 megapixel array sensor directly
on top of a circuit implementing a global shutter con-
trol logic. Sony used TSV technology to combine im-
age sensors directly with column-parallel analogue-
digital-converters and logic circuits [13, 14]. This
trend will open the opportunity for fabricating fully
integrated systems that will also include sensors and
their analogue-to-digital interfaces.
Funding Perspectives
The main issue is that 3D as a technology requires
heavy industrial investment because it ultimately is a
problem of reaching cost effective volume production.
So this is probably beyond what can be funded by re-
search money. However, more and more hardware
devices will use 3D technology, so even system-level
designwill need to become 3D-aware. So definitely the
EU needs to invest in research on how to develop com-
ponents and systems based on 3D technology. Even
if 3D technology will not be developed in EU at pro-
duction level, EU should invest in research to design
effective components and computing systems that use
3D technology.
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4.3 Disruptive Technology in
Hardware/VLSI (innovation that
creates a new line of HPC
hardware superseding existing
HPC techniques)
4.3.1 Non-volatile Memory (NVM)
Technologies
The computer architecture development in the last 1.5
decades was primarily characterized by energy driven
advancement (better performance/Watt ratio) and by
the transition from single- to multi-/many-core and
to heterogeneous architectures consisting of a multi-
core processor and an accelerator. New Non-volatile
Memory (NVM) technologies will strongly influence
the memory hierarchy and potentially lead to Resis-
tive Computing and new Neuromorphic Computing
chips (see section 4.4.2).
Currently NAND Flash is the most common NVM tech-
nology, which finds its usages on SSDs, memory cards
and memory sticks. NAND Flash uses floating-gate
transistors for storing single bits. This technology
is facing a big challenge, because scaling down de-
creases the endurance and performance significantly
[1]. Hence the importance of other NVM technologies
increases. Using emerging NVM technologies in com-
puting systems is a further step towards energy-aware
measures for future HPC architectures.
Resistive memories, i.e. memristors, are an emerging
class of non-volatilememory technology. Amemristor
is defined by Leon Chua’s system theory as a memory
device with a hysteresis loop that is pinched i.e. their
I–U (current–voltage) curve goes to the zero point of
the coordinate system. To this memristor class belong
PCM, ReRAM, CBRAM and STT-RAMs. Thememristors
electrical resistance is not constant but depends on
the previously applied voltage and the resulting cur-
rent. The device remembers its history—the so-called
non-volatility property: when the electric power sup-
ply is turned off, the memristor remembers its most
recent resistance until it is turned on again [2].
Among themost prominentmemristor candidates and
close to commercialization are phase change memory
(PCM) [3, 4, 5, 6, 7], metal oxide resistive random ac-
cess memory (RRAM or ReRAM) [8, 9], and conductive
bridge random access memory (CBRAM) [10].
PCM can be integrated in the CMOS process and the
read/write latency is only by tens of nanoseconds
slower than DRAM whose latency is roughly around
100ns. The write endurance is hundreds of millions of
writes per cell at current processes. This is why PCM
is currently positioned only as a Flash replacement
[5]. RRAM offers a simple cell structure which enables
reduced processing costs. The endurance can be more
than 50million cycles and the switching energy is very
low [11]. RRAM can deliver 100x lower read latency
and 20x faster write performance compared to NAND
Flash [12]. CBRAM can also write with relatively low
energy and with high speed. The read/write latencies
are close to DRAM.
Spintronics is the technology of manipulating the
spin state of electrons. Instead of using the electrons
charge, spin states can be utilized as a substitute in
logical circuits or in traditional memory technologies
like SRAM. A Spin-transfer torque magnetic random-
access memory (STT-RAM) [13] memory cell stores
data in a magnetic tunnel junction (MTJ). Each MTJ
is composed of two ferromagnetic layers (free and
reference layers) and one tunnel barrier layer (MgO).
If the magnetization direction of the magnetic fixed
reference layer and the switchable free layer is anti-
parallel, resp. parallel, a high, resp. a low, resistance
is adjusted, representing a digital "0" or "1". Recently
it was reported that by adjusting intermediate mag-
netization angles in the free layer 16 different states
can be stored in one physical cell, enabling to realize
multi-cell storages in MTJ technology [14].
The read latency and read energy of STT-RAM is ex-
pected to be comparable to that of SRAM. The ex-
pected 3x higher density and 7x less leakage power
consumption in the STT-RAM makes it suitable for
replacing SRAMs to build large NVMs. However, a
write operation in an STT-RAM memory consumes 8x
more energy and exhibits a 6x longer latency than
a SRAM. Therefore, minimizing the impact of ineffi-
cient writes is critical for successful applications of
STT-RAM [15].
NRAM, short for Nano RAM is a proprietary technol-
ogy of Nantero. The RAM uses a fabric of carbon nan-
otubes (CNT) for saving bits. The resistive state of
the CNT fabric determines, whether a one or a zero
is saved in a memory cell. The resistance depends
on if the CNTs are in contact with each other. With
the help of a small voltage, the CNTs can be brought
into contact or be separated. Reading out a bit means
to measure the resistance. Nantero claims that their
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technology features the same read- and write laten-
cies as DRAM, has a high endurance and reliability
even in high temperature environments and is low
power with essentially zero power consumption in
standbymode. Furthermore NRAM is compatible with
existing CMOS fabs without needing any new tools or
processes, and it is scalable even to below 5nm [16].
Current state
IBM announced MLC-PCM technology replacing Flash
and to use them e.g. as storage class memory (SCM)
to fill the latency gap between DRAMmain memory
and the hard disk based background memory. Intel
and Micron announced the new Breakthrough Mem-
ory 3D XPoint Technology [17] as revolutionary Flash
replacement. Their Optane-SSDs DC P4800X-SSD with
375-Gbyte is available since March 2017 and said to
be 2.5 to 77 times better that NAND-SSDs. It is widely
assumed but not confirmed that Optane is based on
PCM. Intel and Micron expect that the X-Point tech-
nology could become the dominating technology as an
alternative to RAM devices offering in addition NVM
property in the next ten years. Adesto is currently
offering CBRAM technology in their serial memory
chips [18].
Nantero together with Fujitsu announced a Multi-GB-
NRAMmemory in Carbone-Nanotube-Technique ex-
pected for 2018. Everspin announced Spin-Torque-
Transfer-MRAMs (STT) in perpendicular Magnetic
Tunnel Junction Process (pMTJ) as 256-MBit-MRAMs
und 1 GB-SSDs expected in 2017. IBM also developed a
neuromorphic core with a 64-K-PCM-cell as Synaptic-
Array (256 Axons× 256 Dendrite) to implement SNNs
(Spiking Neural Networks) [19]. The circuit-level per-
formance, energy, and area model of the emerging
non-volatile memory simulator NVSim [20] allows
the investigation of architectural structures for future
NVM based high-performance computers.
Perspective
It is foreseeable, that other NVM technologies will
supersede current Flash memory. PCM for instance
might be 1000 times faster and 1000 times more re-
silient. Some NVM technologies have been considered
as a feasible replacement for SRAM [21, 22, 23]. Stud-
ies suggest that replacing SRAM with STT-RAM could
save 60% of LLC energy with less than 2% performance
degradation [21]. It is unclear when most of the new
technologies may be mature enough and which of
them will prevail.
Impact on hardware
Memristors will deliver non-volatile memory which
can be used potentially in addition to DRAM, or as a
complete replacement. The latter will lead to a new
Storage-Class Memory (SCM), i.e., a technology that
blurs the distinction between memory and storage by
enabling new data access modes and protocols that
serve both “memory” and “storage”. These new SCM
types of non-volatile memory could be integrated on-
chip with the microprocessor cores as they use CMOS-
compatible sets of materials and require different de-
vice fabrication techniques from Flash. In a VLSI post-
processing step they can be integrated on top of the
last metal layer (see the note on Back-end of line ser-
vice in section 4.4.1). One of the challenges for the
next decade is the provision of appropriate interfac-
ing circuits between the SCMs and themicroprocessor
cores. The benefits of memristor devices in integra-
tion density, energy consumption and access times
may not get lost by costly interface circuitry. This
holds in particular for exploiting the multi-level cell
storage capability of NVMs for future HPDA systems,
e.g., for big data applications. Moreover, memristors
offer orders of magnitude faster read/write accesses
and also much higher endurance. They are resistive
switching memory technologies, and thus rely on dif-
ferent physics than that of storing charge on a capaci-
tor as is the case for SRAM, DRAM and Flash [24].
STT-RAM devices are also an important class of non-
volatile memory that primarily targets the replace-
ment of DRAM, e.g., in Last-Level Caches (LLC). How-
ever, the asymmetric read/write energy and latency
of NVM technologies introduces new challenges in
designing memory hierarchies. Spintronic allows in-
tegration of logic and storage at lower power consump-
tion. Also new hybrid PCM / Flash SSD chips could
emerge with a processor-internal last-level cache
(STT-RAM), main processor memory (PCRAM), and
storage class memory (ReRAM) [24].
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4.3.2 Photonics
The general idea of using photonics into computing
systems is to replace electrons with photons in intra-
chip, inter-chip, processor-to-memory connections
and maybe even logic.
Introduction to photonics and integrated photonics
An optical transmission link is composed by some key
modules: laser light source, a modulator that con-
verts electronic signals into optical ones, waveguides
and other passive modules (e.g. couplers, photonic
switching elements, splitters) along the link, a possi-
ble drop filter to steer light towards the destination
and a photodetector to revert the signal into the elec-
tronic domain. The term integrated photonics refers to
a photonic interconnection where at least some of the
involvedmodules are integrated into silicon [1]. Active
components (lasers, modulators and photodetectors)
cannot be trivially implemented in CMOS process as
they require the presence of materials different from
silicon and, typically, not exactly compatible with it.
Optical communication nowadays features about
10-50 GHz modulation frequency and can support
wavelength-division-multiplexing (WDM) up to 100+
colors in fiber and 10+ (and more are expected in near
future) in silicon. Propagation loss is relatively small
in silicon and polymer materials so that optical com-
munication can be regarded as quite insensitive to
chip- and board-level distances. Where fiber can be
employed (e.g. rack- and data centre levels) attenua-
tion is no problem. Optical communication can rely
on extremely fast signal propagation speed (head-flit
latency): around 15 ps/mm in silicon and about 5.2
ps/mm in polymer waveguides that is traversing a
2 cm x 2 cm chip corner-to-corner in 0.6 and 0.2 ns, re-
spectively. However, conversions to/from the optical
domain can erode some of this intrinsic low-latency,
as it is the case for network-level protocols and shared
resource management.
Manufacturing of passive optical modules (e.g. waveg-
uides, splitters, crossings, microrings) is relatively
compatible with CMOS process and the typical cross-
section of a waveguide (about 500 nm) is not critical,
unless for the smoothness of the waveguide walls as to
keep light scattering small. Turns with curvature of a
few µm and exposing limited insertion loss are possi-
ble, as well as grating couplers to introduce/emit light
from/into a fiber outside of the chip. Even various 5x5
optical switches [2] can be manufactured out of ba-
sic photonic switching elements relying on tunable
micro-ring resonators. Combining these optical mod-
ules, various optical interconnection topologies and
schemes can be devised: from all-to-all contention-
less networks up to arbitrated ones which share opti-
cal resources among different possible paths.
In practice, WDM requires precision in microring
manufacturing, runtime tuning (e.g. thermal), align-
ment (multiple microrings with the same resonant
frequency) and make more complex both the manage-
ment of multi-wavelength light from generation, dis-
tribution, modulation, steering up to photo-detection.
The more complex a topology, the more modules can
be found along the possible paths between source and
destination, on- and off-chip, and more laser power
is needed to compensate their attenuation and meet
the sensitivity of the detector. For these reasons, rela-
tively simple topologies can be preferable as to limit
power consumption and, spatial division multiplex-
ing (using multiple parallel waveguides) can allow to
trade WDM for space occupation.
Optical inter-chip signals are then expected to be con-
veyed also on different mediums to facilitate integra-
bility with CMOS process, e.g., polycarbonate as in
some IBM research prototypes and commercial solu-
tions.
Current status and current roadmaps
Currently, optical communication is mainly used in
HPC systems in the form of optical cables which have
progressively substituted shorter and shorter elec-
tronic links. From 10+ meters inter-rack communi-
cation down to 1+ meter intra-rack and sub meter
intra-blade links.
A number of industrial and research roadmaps are
projecting and expecting this trend to arrive within
boards and then to have optical technology that
crosses the chip boundary, connects chips within
silicon- and then in optical-interposers and eventu-
ally arriving to a complete integration of optics on
a different layer of traditional chips by around 2025.
For this reason, also the evolution of 2.5 - 3D stack-
ing technologies is expected to enable and sustain
this roadmap up to seamless integration of optical
layers along with logic ones. The expected rated per-
formance/consumption/density metrics are shown
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in the 2016 Integrated Photonic Systems Roadmap [3]
(see Table 4.1).
IBM, HPM, Intel, STM, CEA–LETI, Imec and Petra, to
cite a few, essentially share a similar view on this
roadmap and on the steps to increase bandwidth
density, power consumption and cost effectiveness
of the interconnections needed in the Exascale, and
post-Exascale HPC systems. For instance, Petra labs
demonstrated the first optical silicon interposer pro-
totype [4] in 2013 featuring 30 TB/s/cm2 bandwidth
density and in 2016 they improved consumption and
high-temperature operation of the opticalmodules [5].
HP has announced the Machine system which relies
on the optical X1 photonic module capable of 1.5
Tbps over 50m and 0.25 Tbps over 50km. Intel has
announced the Omni-Path Interconnect Architecture
that will provide a migration path between Cu and
Fiber for future HPC/Data Centre interconnections.
Optical thunderbolt and optical PCI Express by Intel
are other examples of optical cable solutions. IBM is
shipping polymer + micro-pod optical interconnec-
tion within HPC blades since 2012 and it is moving
towards module-to-module integration.
The main indications from current roadmaps and
trends can be summarized as follows. Optical-cables
(optical links) are evolving in capability (bandwidth,
integration and consumption) and are getting closer
to the chips, leveraging more and more photonics in
an integrated form. Packaging problem of photonics
remains a major issue, especially where optical sig-
nals need to traverse the chip package. Also for these
reasons, interposers (silicon and optical) appear to be
the reasonable first steps towards optically integrated
chips. Then, full 3D processing and hybrid material
integration are expected from the process point of
view.
Conversion from photons to electrons is costly and
for this reason there are currently strong efforts in
improving the crucial physical modules of an inte-
grated optical channel (e.g. modulators, photodetec-
tors and thermally stable and efficiently integrated
laser sources).
Alternate and emerging technologies around
photonics
Photonics is in considerable evolution, driven by in-
novations in existing components (e.g. lasers, modu-
lators and photodetectors) in order to push their fea-
tures and applicability (e.g. high-temperature lasers).
Consequently, its expected potential is a moving tar-
get based on the progress in the rated features of the
various modules. At the same time, some additional
variations, techniques and approaches at the physical
level of the photonic domain are being investigated
and could potentially create further discontinuities
and opportunities in the adoption of photonics in com-
puting. For instance, we cite here a few:
• Mode divisionmultiplexing [6]: where light prop-
agates within a group of waveguides in parallel.
This poses some criticalities but could allow to
scale parallelism more easily than WDM and/or
be an orthogonal source of optical bandwidth;
• Free-air propagation: there are proposals to ex-
ploit light propagation within the chip package
without waveguides to efficiently support some
interesting communication pattern (e.g. fast sig-
naling) [7];
• Plasmonics: interconnect utilize surface plasmon
polaritons (SPPs) for faster communication than
photonics and far lower consumption over rel-
atively short distances at the moment (below
1mm) [8];
• Optical domain buffering: recent results [9] in-
dicate the possibility to temporarily store light
and delay its transmission. This could enable
the evolution of additional network topologies
and schemes, otherwise impossible, for instance
avoiding the reconversion to the electronic do-
main;
• Photonic non-volatile memory [10]. This could
reduce latencies of memory accesses by elimi-
nating costly optoelectronic conversions while
dramatically reducing the differences in speed
between CPU and main memory in fully optical
chips.
• Optics computing: Optalysys project1 for com-
puting in the optical domain mapping informa-
tion onto light properties and elaborating the
latter directly in optics in an extremely energy
efficient way compared to traditional comput-
ers [11]. This approach cannot suit every applica-
tion but a number of algorithms, like linear and
convolution-like computations (e.g. FFT, deriva-
tives and correlation pattern matching), are nat-
urally compatible [12]. Furthermore, also bioin-
1www.optalysys.com
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Table 4.1: Expected performance evolution of optical interconnection [3].
Time Frame ~2000 ~2005 ~2010 ~2015 ~2020 ~2025
Interconnect Rack Chassis Backplane Board Module Chip
Reach 20 – 100m 2 – 4m 1 – 2m 0.1 – 1m 1 – 10 cm 0.1 – 3 cm
Bandw. (Gb/s,
Tb/s)
40 – 200G 20 – 100G 100 – 400G 0.3 – 1 T 1 – 4 T 2 – 20 T
Bandw.
Density
(GB/s/cm2)
~100 ~100 – 400 ~400 ~1250 > 10000 > 40000
Energy
(pJ/bit)
1000→ 200 400→ 50 100→ 25 25→ 5 1→ 0.1 0.1→ 0.01
formatics sequence alignment algorithms have
been recently demonstrated feasible.
Optical communication close to the cores and
perspectives
As we highlighted, the current trend is to have optics
closer and closer to the cores, from board-to-board, to
chip-to-chip and up to within chips. The more optical
links get close to the cores, the more the managed
traffic becomes processor-specific. Patterns due to
the micro-architectural behaviour of the processing
cores become visible and crucial to manage, along
with cache-coherence and memory consistency ef-
fects. This kind of traffic poses specific requirements
to the interconnection sub-system which can be quite
different from the ones induced by traffic at a larger
scale. In fact, at rack or inter-rack level, the aggregate,
more application-driven, traffic tends to smooth out
individual core needs so that "average" behaviours
emerge.
For instance, inter-socket or intra-processor coher-
ence and synchronizations have been designed and
tuned in decades for the electronic technology and,
maybe, need to be optimized, or re-though, to take
the maximum advantage from the emerging photonic
technology.
Research groups and companies are progressing to-
wards inter-chip interposer solutions and completely
optical chips. In this direction researchers have al-
ready identified the crucial importance of a vertical cross-
layer design of a computer system endowed with inte-
grated photonics. A number of studies have already
proposed various kinds of on-chip and inter-chip op-
tical networks designed around the specific traffic
patterns of the cores and processing chips [13, 14, 15,
16, 17, 18].
These studies suggest also that further challenges will
arise from inter-layer design interference, i.e. lower-
layer design choices (e.g. WDM, physical topology,
access strategies, sharing of resources) can have a sig-
nificant impact in higher layers of the design (e.g. NoC-
wise and up to memory coherence and programming
model implications) and vice versa. This is mainly due
to the scarce experience in using photonics technol-
ogy for serving computing needs (close to processing
cores requirements) and, most of all, due to the intrin-
sic end-to-end nature of an efficient optical channel,
which is conceptually opposed to the well-established
and mature know-how of “store-and-forward” elec-
tronic communication paradigm. Furthermore, the
quick evolution of optical modules and the arrival of
discontinuities in their development hamper the con-
solidation of layered design practices.
Lastly, intrinsic low-latency properties of optical in-
terconnection (on-chip and inter-chip) could imply
a re-definition of what is local in a future computing
system, at various scales, and specifically in a perspec-
tive HPC system, as it has already partially happened
within the HPMachine. These revised locality features
will then require modifications in the programming
paradigms as to enable them to take advantage of the
different organization of future HPCmachines, includ-
ing resource disaggregation. On this specific point, if
other emerging technologies (e.g. NVM, in-memory
computation, approximate, quantum computing, etc.)
will appear in future HPC designs as it is expected to
meet performance/watt objectives, it is highly likely
that for the reasons above, photonic interconnections
will require to be co-designed in integration with the
whole heterogeneous HPC architecture.
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Funding opportunities
Photonic technology at the physical and module level
is quite well funded in H2020 program [19] as it has
been regarded as strategic by the EU since years. For
instance Photonics 21 [20] initiative gather groups and
researchers from a number of enabling disciplines for
the wider adoption of photonics in general and specif-
ically also integrated photonics. Typically, funding
instruments and calls focus on basic technologies and
specific modules and in some cases towards point-to-
point links as a final objective (e.g. optical cables).
Conversely, as photonics is coming close to the pro-
cessing cores, which expose quite different traffic be-
haviour and communication requirements compared
to larger scale interconnections (e.g. inter-rack or
wide-area), it would be highly advisable to promote
also a separate funding program for investigating the
specific issues and approaches for the effective adop-
tion of integrated photonics at the inter-chip and
intra-chip scale. In fact the market is getting close
to the cores from the outsidewith an optical cablemodel
that will be less and less suitable to serve the traffic
as the communication distance will decrease. There-
fore, now could be just the right time to invest into
chip-to-chip and intra-chip optical network research
in order to be prepared to apply it effectively in the
few years when current roadmaps expect optics to
arrive there.
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4.4 Disruptive Technology (Alternative
Ways of Computing)
4.4.1 Resistive Computing
Apart from using memristors as non-volatile mem-
ory, there are several other ways to use memristors
in computing [1, 2]. Using memristors as memristive
synapses in neuromorphic computing [2, 3, 4] and
using memristors in quantum computing [2] are dis-
cussed in separate sections. In this section, resistive
(or memristive) computing is discussed in which logic
circuits are built by memristors [5].
Memristive gates have a lower leakage power, but
switching is slower than in CMOS gates [2]. However,
the integration of memory into logic allows to repro-
gram the logic, providing low power reconfigurable
components [6] and can reduce energy and area con-
straints in principle due to the possibility of comput-
ing and storing in the samedevice (computing inmem-
ory). Memristors can also be arranged in parallel net-
works to enable massively parallel computing [7].
Resistive computing is one of the emerging and
promising computing paradigms [5, 8, 9]. It takes the
data-centric computing concept much further by in-
terweaving the processing units and the memory in
the same physical location using non-volatile tech-
nology, therefore significantly reducing not only the
power consumption but also the memory bottleneck.
Resistive devices such asmemristors have been shown
to be able to perform both storage and logic functions
[5, 10, 11, 12].
Resistive computing provides a huge potential as com-
pared with the current state-of the art:
• It significantly reduces the memory bottleneck
as it interweaves the storage, computing units
and the communication [5, 8, 9].
• It features low power leakage [2].
• It enables maximum parallelism [9, 7].
• It allows full configurability and flexibility [6].
• It provides order of magnitude improvements
for the energy-delay product per operations, the
computation efficiency, and performance per
area [9].
Serial and parallel connections of memristors were
proposed for the realization of Boolean logic gates
with memristors by the so-called memristor ratio
logic. In such circuits the ratio of the stored resis-
tances in memristor devices is exploited for the set-
up of Boolean logic. Memristive circuits realizing
AND, OR gates and the implication function were pre-
sented in [13, 14, 15]. Hybrid memristive computing
circuits consist of memristors and CMOS gates. The re-
search of Singh [16], Xia et.al. [17], and Rothenbuhler
et.al. [15] are representative for numerous proposals
of hybrid memristive circuits, in which most of the
Boolean logic operators are handled in the memris-
tors and the CMOS transistors are mainly used for
level restoration to retain defined digital signals.
Figure 4.2 summarizes the activities on resistive or
memristive computing. We have the large block of
neuromorphic processing with memristors (see sec-
tion 4.4.2) and concerning the published papers prob-
ably smaller branch of digital memristive computing
with several sub branches, like ratioed logic, imply
logic or CMOS-like equivalent memristor circuits in
which Boolean logic is directly mapped onto crossbar
topologies with memristors. These solutions refer to
pure in-memory computing concepts. Besides that,
exist proposals for hybrid solutions in which the the
memristors are used as memory for CMOS circuits.
Current state
A couple of start-up companies appeared in 2015 on
the market who offer memristor technology as BEOL
(Back-end of line) service in which memristive ele-
ments are post-processed in CMOS chips directly on
top of the last metal layers. Also some European in-
stitutes reported just recently at a workshop meeting
“Memristors: at the crossroad of Devices and Applica-
tions” of the EU cost action 1401 MemoCiS2 the possi-
bility BEOL integration of their memristive technol-
ogy to allow experiments with such technologies. This
offers new perspectives in form of hybrid CMOS/mem-
ristor logic which use memristor networks for high-
dense resistive logic circuits and CMOS inverters for
signal restoration to compensate the loss of full volt-
age levels in memristive networks. Multi-level cell
capability of memristive elements can be used to face
the challenge to handle the expected huge amount
of Zettabytes produced annually in a couple of years.
Besides, proposals exist to exploit the multi-level cell
2www.cost.eu/COST_Actions/ict/IC1401
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Figure 4.2: Summary of activities on resistive and memristive computing.
storing property for ternary carry-free arithmetic [18,
19] or both compact storing of keys and matching op-
erations in future associative memories realized with
memristors [20].
Impact on hardware
Using NVM technologies for resistive computing is a
further step towards energy-aware measures for fu-
ture HPC architectures. It supports the realization of
both near-memory and in-memory computing con-
cepts which are both an important brick for the real-
ization of more energy-saving HPC systems (see Sec-
tion 5.1). Near-memory is currently based on 3D stack-
ing of a logic layer with DRAMs extending HBM and
may in future stack logic with NVMs. In-memory com-
puting could be based on resistive computing tech-
niques combined with resistive memory.
A further way to save energy, e.g. in near-memory
computing schemes, is to use hybrid non-volatile reg-
ister cells, inwhich each SRAMflip-flop cell is attached
to a NVM cell and using NVM technology in the mem-
ory hierarchy as SCM.
The NVMs, either as part of a flip-flop memristor reg-
ister pair or as pair of a complete SRAM cell array and
a subsequent attached memristor cell array are used
to keep data in time periods in which this data is not
needed for computation. Other data, which have to be
processed, are stored in conventional faster SRAM/-
DRAM devices. Using pipeline schemes, e.g. under
control of the OS, parts of data are shifted from NVM
to SRAM/DRAM before they are accessed in the fast
memory. The latency for the data transfer from NVM
to DRAM can be hidden by a timely overlapping of
data transfer with simultaneous processing of other
parts of the DRAM. The same latency hiding principle
can happen in the opposite direction. Data that are
newly computed and that are not needed in the next
computing steps can be saved in NVMs. It is to be
expected that we will see in future HPC systems SCMs
as near- ad mid-term solution and in a possibly next
step also hybrid flip-flops as realization of registers.
Perspective
Resistive computing, if successful, will be able to sig-
nificantly reduce the power consumption and enable
massive parallelism; hence, increase computing en-
ergy and area efficiency by orders of magnitudes. This
will transform computer systems into new highly par-
allel architectures and associated technologies, and
enable the computation of currently infeasible big
data and data-intensive applications, fuelling impor-
tant societal changes.
Research on resistive computing is still in its infancy
stage, and the challenges are substantial at all levels,
including material and technology, circuit and archi-
tecture, tools and compilers, and algorithms. As of
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today most of the work is based on simulations and
small circuit designs. It is still unclear when the tech-
nology will be mature and available. Nevertheless,
some start-ups on memristor technologies are emerg-
ing such as KNOWM3.
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4.4.2 Neuromorphic Computing
Neuromorphic Computing (NMC), as developed by
Carver Mead in the late 1980s, describes the use of
large-scale adaptive analog systems to mimic orga-
nizational principles used by the nervous system.
Originally, the main approach was to use elementary
physical phenomena of integrated electronic devices
(transistors, capacitors, . . . ) as computational prim-
itives [1]. In recent times, the term neuromorphic
has also been used to describe analog, digital, and
mixed-mode analog/digital hardware and software
systems that transfer aspects of structure and func-
tion from biological substrates to electronic circuits
(for perception, motor control, or multisensory inte-
gration). Today, themajority of NMC implementations
is based on CMOS technology. Interesting alternatives
are, for example, oxide-basedmemristors, spintronics,
or nanotubes [2, 3, 4]. Such kind of research is still in
its infancy.
The basic idea of NMC is to exploit the massive par-
allelism of such circuits and to create low-power
and fault-tolerant information-processing systems.
Aiming at overcoming the big challenges of deep-
submicron CMOS technology (power wall, reliability,
and design complexity), bio-inspiration offers alter-
native ways to (embedded) artificial intelligence. The
challenge is to understand, design, build, and use
new architectures for nanoelectronic systems, which
unify the best of brain-inspired information process-
ing concepts and of nanotechnology hardware, in-
cluding both algorithms and architectures [5]. A key
focus area in further scaling and improving of cog-
nitive systems is decreasing the power density and
power consumption, and overcoming the CPU/mem-
ory bottleneck of conventional computational archi-
tectures [6].
Current State
Large scale neuromorphic chips exist based on CMOS
technology, replacing or complementing conventional
computer architectures by brain-inspired architec-
tures. Mapping brain-like structures and processes
into electronic substrates has recently seen a revival
with the availability of deep-submicron CMOS technol-
ogy. Large programs on brain-like electronic systems
have been launchedworldwide. At present, the largest
programs are the SyNAPSE program (Systems of Neu-
romorphic Adaptive Plastic Scalable Electronics) in
the US (launched in 2009, [7]) and the EC flagship Hu-
man Brain Project (launched in 2013, [8]). SyNAPSE is
a DARPA-funded program to develop electronic neuro-
morphic machine technology that scales to biological
levels. More simply stated it is an attempt to build a
new kind of computer with similar form and function
to the mammalian brain. Such artificial brains would
be used to build robots whose intelligence matches
that of mice and cats. The ultimate aim is to build
an electronic microprocessor system that matches a
mammalian brain in function, size, and power con-
sumption. It should recreate 10 billion neurons, 100
trillion synapses, consume one kilowatt (same as a
small electric heater), and occupy less than two litres
of space [7].
The “Cognitive Computing via Synaptronics and Su-
percomputing” (C2S2) project is a funded project from
DARPA’s SyNAPSE initiative. Headed by IBM the group
will turn to digital special-purpose hardware for brain
emulation. The TrueNorth chip is an impressive out-
come of this project integrating a two-dimensional
on-chip network of 4096 digital application-specific
cores (64× 64) and over 400 Mio. bits of local on-chip
memory (~100 Kb SRAM per core) to store synapses
and neuron parameters as well as 256 Mio. individ-
ually programmable synapses on-chip. One million
individually programmable neurons can be simulated
time-multiplexed per chip, sixteen-times more than
the current largest neuromorphic chip. The chip with
about 5.4 billion transistors is fabricated in a 28 nm
CMOS process (4.3 cm2 die size, 240µm× 390µm per
core). By device count, TrueNorth is the largest IBM
chip ever fabricated and the second largest (CMOS)
chip in the world. The total power, while running a
typical recurrent network at biological real-time, is
about 70mW resulting in a power density of about
20mWcm−2 (about 26 pJ which is in turn comparable
to the cortex but three to four orders-of magnitude
lower compared to 50–100 W cm−2 for a conventional
CPU [9].
The Human Brain Project (HBP) is a European Commis-
sion Future and Emerging Technologies Flagship. The
HBP aims to put in place a cutting-edge, ICT-based
scientific research infrastructure that will allow scien-
tific and industrial researchers to advance our knowl-
edge in the fields of neuroscience, computing, and
brain-related medicine. The project promotes collab-
oration across the globe, and is committed to driv-
ing forward European industry. Within the HBP the
subproject SP9 designs, implements, and operates a
Neuromorphic Computing Platformwith configurable
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Neuromorphic Computing Systems (NCS). The plat-
form provides NCS based on physical (analogue or
mixed-signal) emulations of brain models, running in
accelerated mode (NM-PM1, wafer-scale implementa-
tion of 384 chipswith about 200.000 analog neurons on
a wafer in 180 nm CMOS, 20 wafer in the full system),
numerical models running in real time on a digital
multicore architecture (NM-MC1 with 18 ARM cores
per chip in 130 nm CMOS, 48 chips per board, and 1200
boards for the full system), and the software tools nec-
essary to design, configure, and measure the perfor-
mance of these systems. The platform will be tightly
integrated with the High Performance Analytics and
Computing Platform, which will provide essential ser-
vices for mapping and routing circuits to neuromor-
phic substrates, benchmarking, and simulation-based
verification of hardware specifications [8]. For both
neuromorphic hardware systems new chip versions
are under development within HBP (NM-PM2: wafer-
scale integration based on a new mixed-signal chip in
65 nm CMOS; NM-MC2: 68 ARMM4 cores per chip in
28 nm CMOS with floating point support).
Closely related to theHBP is the Blue Brain Project [10].
The goal of the Blue Brain Project (EPFL and IBM,
launched 2005): “[...] is to build biologically detailed
digital reconstructions and simulations of the rodent,
and ultimately the human brain. The supercomputer-
based reconstructions and simulations built by the
project offer a radically new approach for understand-
ing themultilevel structure and function of the brain.”
The project uses an IBM Blue Gene supercomputer
(100 TFLOPS, 10TB) with currently 8,000 CPUs to sim-
ulate ANNs (at ion-channel level) in software [10].
In the long run also the above mentioned memris-
tor technology (see section 4.3.1 and section 4.4.1) is
heavily discussed in literature for future neuromor-
phic computing. The idea, e.g. in so-called spike-time-
dependent plasticity (STDP) networks [11, 12], is to
mimic directly the functional behaviour of a neuron.
In STDP networks the strength of a link to a cell is de-
termined by the time correlation of incoming signals
to a neuron along that link and the output spikes. The
shorter the input pulses are compared to the output
spike, the stronger the input links to the neuron are
weighted. In contrast, the longer the input signals
lay behind the output spike, the weaker the link is
adjusted. This process of strengthening or weakening
the weight shall be directly mapped onto memristors
by increasing or decreasing their resistance depend-
ing which voltage polarity is applied to the poles of
a two-terminal memristive device. This direct map-
ping of an STDN network to an analogue equivalent
of the biological cells to artificial memristor-based
neuron cells shall emerge new extreme low-energy
neuromorphic circuits. Besides this memristor-based
STDP networks there are lots of proposals for neural
networks to be realised with memristor-based cross-
bar and mesh architectures for cognitive detection
and vision applications, e.g. [13].
All above mentioned projects have in common that
they model spiking neurons, the basic information
processing element in biological nervous systems.
A more abstract implementation of biological neu-
ral systems are Artificial Neural Networks (ANNs).
Popular representatives are Deep Neural Networks
(DNNs) as they have propelled an evolution in the
machine learning field. DNNs share some architec-
tural features of the nervous systems, some of which
are loosely inspired by biological vision systems [14].
DNNs are dominating computer vision today and ob-
serve a strong growing interest for solving all kinds
of classification, function approximation, interpola-
tion, or forecasting problems. Training DNNs is com-
putationally intense. For example, Baidu Research4
estimated that training one DNN for speech recog-
nition can require up to 20 Exaflops (1018 floating
point operations per second); whereas the world’s
largest supercomputer delivers about 100 Petaflops
(1015 floating point operations per second). Compa-
nies such as Facebook and Google have a nearly unlim-
ited appetite for performance, because increasing the
available computational resources enables more ac-
curate models as well as newer models for high-value
problems such as autonomous driving and to exper-
iment with more-advanced uses of artificial intelli-
gence (AI) for digital transformation. Corporate in-
vestment in artificial intelligence is predicted to triple
in 2017, becoming a $100 billion market by 2025 [15].
Hence, a variety of hardware and software solutions
have emerged to slake the industry’s thirst for per-
formance. The currently most well-known commer-
cial machines targeting deep learning are the TPUs of
Google and the Nvidia Volta V100. A tensor processing
unit (TPU) is an ASIC developed by Google specifically
for machine learning. The chip has been specifically
designed for Google’s TensorFlow framework. The
first generation of TPUs applied 8-bit integer MAC
(multiply accumulate) operations. It is deployed in
data centres since 2015 to accelerate the inference
phase of DNNs. An in-depth analysis was recently
published by Jouppi et al. [16]. The second generation
4www.baidu.com
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TPU of Google was announced in May 2017. The indi-
vidual TPU ASICs are rated at 45 TFLOPS and arranged
into 4-chip 180 TFLOPS modules. These modules are
then assembled into 256 chip pods with 11.5 PFLOPS
of performance [17]. The new TPUs are optimized for
both training and making inferences. Nvidia’s Tesla
V100 GPU contains 640 Tensor Cores delivering up
to 120 Tensor TFLOPS for training and inference ap-
plications. Tensor Cores and their associated data
paths are custom-designed to dramatically increase
floating-point compute throughput with high energy
efficiency. For deep learning inference, V100 Tensor
Cores provide up to 6x higher peak TFLOPS compared
to standard FP16 operations on Nvidia Pascal P100,
which already features 16-bit FP operations [18].
Matrix-Matrix multiplication operations are at the
core of DNN training and inferencing, and are used
to multiply large matrices of input data and weights
in the connected layers of the network. Each Tensor
Core operates on a 4 × 4 matrix and performs the
following operation: D = A× B+ C, whereA, B, C,
and D are 4 × 4 matrices. Tensor Cores operate on
FP16 input data with FP32 accumulation. The FP16
multiply results in a full precision product that is then
accumulated using FP32 addition with the other inter-
mediate products for a 4× 4× 4matrix multiply [18].
The newNvidia DGX-1 system based on the Volta V100
GPUs will be delivered in the third quarter of 2017 [19].
It is the world’s first purpose built system optimized
for deep learning, with fully integrated hardware and
software.
Many more options for DNN hardware acceleration
are showing up [20]. AMD’s forthcoming Vega GPU
should offer 13 TFLOPS of single precision, 25 TFLOPS
of half-precision performance, whereas the machine-
learning accelerators in the Volta GPU-based Tesla
V100 can offer 15 TFLOPS single precision and 120
TFLOPS for deep learning workloads. Microsoft has
been using Altera FPGAs for similar workloads, though
a performance comparison is tricky; the company
has performed demonstrations of more than 1 Exa-
operations per second [21]. Intel offers the Xeon Phi
7200 family and IBMs TrueNorth tackles deep learn-
ing as well [22]. Other chip and IP (Intellectual Prop-
erty) vendors—including Cadence, Ceva, Synopsys,
and Qualcomms zeroth—are touting DSPs for learn-
ing algorithms. Although these hardware designs
are better than CPUs, none was originally developed
for DNNs. Ceva’s new XM6 DSP core5 enables deep
5www.ceva-dsp.com
learning in embedded computer vision (CV) proces-
sors. The synthesizable intellectual property (IP) tar-
gets self-driving cars, augmented and virtual reality,
surveillance cameras, drones, and robotics. The nor-
malization, pooling, and other layers that constitute
a convolutional-neural-network model run on the
XM6’s 512-bit vector processing units (VPUs). The
new design increases the number of VPUs from two
to three, all of which share 128 single-cycle (16× 16)-
bit MACs, bringing the XM6’s total MAC count to 640.
The core also includes four 32-bit scalar processing
units.
Examples for start-ups are Nervana Systems6, Knu-
path7, Wave Computing8. The Nervana Engine will
combine a custom 28nm chip with 32 GB of high band-
width memory and replacing caches with software-
managed memory. Kupath second generation DSP
Hermosa is positioned for deep learning as well as sig-
nal processing. The 32 nm chip contains 256 tiny DSP
cores operation at 1 GHz along with 64 DMA engines
and burns 34W. The dataflow processing unit from
Wave Computing implements “tens of thousands” of
processing nodes and “massive amounts” of mem-
ory bandwidth to support TensorFlow and similar
machine-learning frameworks. The design uses self-
timed logic that reaches speeds of up to 10GHz. The
16 nmchip contains 16 thousand independent process-
ing elements that generate a total of 180 Tera 8-bit
integer operations per second.
Perspective
Brain-inspired hardware computing architectures
have the potential to perform AI tasks better than
conventional architecture by means of better perfor-
mance, lower energy consumption, and higher re-
silience to defects. Neuromorphic Computing and
Deep Neural Networks represent two approaches for
taking inspiration from biological brains. Software im-
plementations onHPC-clusters, multi-cores (OpenCV),
andGPGPUs (NVidia cuDNN) are already commercially
used. FPGA acceleration of neural networks is avail-
able as well. From a short term perspective these
software implemented ANNs may be accelerated by
commercial transistor-based neuromorphic chips or
accelerators. Future emerging hardware technologies,
like memcomputing and 3D stacking [23] may bring
6www.nervanasys.com
7www.knupath.com
8www.wavecomp.com
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neuromorphic computing to a new level and overcome
some of the restriction of Von-Neumann-based sys-
tems in terms of scalability, power consumption, or
performance.
Particularly attractive is the application of ANNs in
those domains where, at present, humans outperform
any currently available high-performance computer,
e.g., in areas like vision, auditory perception, or sen-
sory motor control. Neural information processing is
expected to have a wide applicability in areas that
require a high degree of flexibility and the ability
to operate in uncertain environments where infor-
mation usually is partial, fuzzy, or even contradic-
tory. This technology is not only offering potential
for large scale neuroscience applications, but also for
embedded ones: robotics, automotive, smartphones,
IoT, surveillance, and other areas. Even more com-
putational power may be obtained by emerging tech-
nologies like quantum computing, molecular electron-
ics, or novel nano-scale devices (memristors, spin-
tronics, nanotubes (CMOL, i.e. combining CMOS with
nanowire crossbars) [5]. Neuromorphic computing ap-
pears as key technology on several emerging technol-
ogy lists. Hence, Neuromorphic technology develop-
ments are considered as a powerful solution for future
advanced computing systems [24]. Neuromorphic
technology is in early stages, despite quite a number
of applications appearing. To gain leadership in this
domain there are still many important open questions
that need urgent investigation (e.g. scalable resource-
efficient implementations, online learning, and inter-
pretability). There is a need to continue to mature the
NMC system and at the same time to demonstrate the
usefulness of the systems in applications, for industry
and also for the society: more usability and demon-
strated applications. More focus on technology access
might be needed in Europe. Regarding difficulties
for NMC in EC framework programmes, integrated
projects were well fitting the needs of NMC in FP7, but
are missing in H2020. For further research on neuro-
morphic technology the FET-OPEN scheme could be a
good path as it requires several disciplines (computer
scientists, material science, engineers in addition to
neuroscience, modelling). One also needs support
for many small-scale interdisciplinary exploratory
projects to take advantage of newly coming out devel-
opments, and allow funding new generation develop-
ers having new ideas.
Impact on Hardware
Creating the architectural design for NMC requires
an integrative, interdisciplinary approach between
computer scientists, engineers, physicists, and ma-
terials scientists. NMC would be efficient in energy
and space and applicable as embedded hardware ac-
celerator in mobile systems. The building blocks for
ICs and for the Brain are the same at nanoscale level:
electrons, atoms, and molecules, but their evolutions
have been radically different. The fact that reliability,
low-power, reconfigurability, as well as asynchronic-
ity have been brought up so many times in recent
conferences and articles, makes it compelling that
the Brain should be an inspiration at many differ-
ent levels, suggesting that future nano-architectures
could be neural-inspired. The fascination associated
with an electronic replication of the human brain has
grown with the persistent exponential progress of
chip technology. The present decade 2010–2020 has
also made the electronic implementation more feasi-
ble, because electronic circuits now perform synaptic
operations such asmultiplication and signal communi-
cation at energy levels of 10 fJ, comparable to biologi-
cal synapses. Nevertheless, an all-out assembly of 1014
synapses will remain a matter of a few exploratory
systems for the next two decades because of several
challenges [5].
Up to now, there is little agreement onwhat a learning
chip should actually look like. The companies with-
held details on the internal architecture of their learn-
ing accelerators. Most of the designs appear to focus
on high throughput for low-precision data, backed
by high bandwidth memory subsystems. The effect
of low-precision on the learning result has not been
analysed in detail yet. Recent work on low-precision
implementations of backprop-based neural nets [25]
suggests that between 8 and 16 bits of precision can
suffice for using or training DNNs with backpropaga-
tion. What is clear is that more precision is required
during training than at inference time, and that some
forms of dynamic fixed point representation of num-
bers can be used to reduce howmany bits are required
per number. Using fixed point rather than floating
point representations and using less bits per number
reduces the hardware surface area, power require-
ments, and computing time needed for performing
multiplications, and multiplications are the most de-
manding of the operations needed to use or train a
modern deep network with backprop.
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4.4.3 Quantum Computing
Today’s computers, both in theory (Turing machines)
and in practice (personal computers) are based on
classical bits which can be either 0 or 1 to perform
operations. Modern Quantum Computing systems op-
erate differently as they make use of quantum bits
(qubits) which can be in a superposition state and
entangled with other qubits [1]. Superposition and
entanglement are thus the two main phenomena that
one tries to exploit in quantum computing. Superposi-
tion implies that a qubit is both in the ground and the
excited state. Entanglement means that two (or more)
qubits can be combined with each other such that
their states have become inseparable. This gives rise
to very interesting properties that can be exploited
algorithmically.
The computational power of a quantum computer is
directly related to these phenomena and the number
of qubits. Two qubits can hold four values at any given
time, namely (00, 01, 10, and 11). With each qubit that
is added, the compute capacity of the quantum com-
puter is doubled and thus increases exponentially. All
these qubits states (in superposition and entangled
with each other) can then be manipulated in paral-
lel as, e.g., gates are applied on them which gives the
exponential computing power. The problem is that
building a qubit is an extremely difficult task as the
quantum state that is needed is very fragile and de-
coheres (losing the state information due to dynamic
coupling with the external environment) rapidly. In
addition, it is impossible to read out the state of a
qubit, which ultimately is necessary to get the answer
of a computation, without destroying the superposi-
tion state, thus destroying information contained in
the qubit state. Basically, it turns into a classical bit
that houses only a single value [2].
Current State
A well-known but highly debated example of a quan-
tum computer is the D-Wave machine built by the
Canadian company D-Wave [2]. D-Wave is based on
quantum annealing and thus only usable for specific
optimization problems. D-Wave’s qubits aremuch eas-
ier to build than the equivalent in more traditional
quantum computers, but their quantum states are also
more fragile, and their manipulation less precise [3].
D-Wave’s latest processor already has 4,000 qubits.
An alternative direction is to build a universal quan-
tum computer based on quantum gates, such as
Hadamard, rotation gates and CNOT. Google, IBM and
Intel have all initiated research projects in this domain
and currently superconducting qubits seem to be the
most promising direction [4, 5, 6, 7].
IBM has announced two new quantum computers as
a continuation of the IBM Q program. The first is a 16
qubit machine that will be used as a follow-on to the 5
qubit machine that is currently accessible through the
IBM Quantum Experience program [8]. IBM Q states
to have successfully built and tested two of its most
powerful universal quantum computing processors to
date: 16 qubits for public use and a 17 qubit prototype
commercial processor [9].
On the application side, Google, NASA, Lockheed Mar-
tin, Los Alamos National Lab, and Volkswagen have
all focused on developing their own applications and
software tools [10]. Volkswagen Group IT is cooper-
ating with quantum computing company D-Wave on
a research project for traffic flow optimization. The
first research project is traffic flow optimization in the
Chinese mega-metropolis of Beijing. Data scientists
and AI specialists from Volkswagen have successfully
programmed an algorithm to optimize the travel time
of all public taxis in the city [11].
Virginia Tech researchers are working on next-
generation tools to fit the 4,000 qubit quantum sys-
tems D-Wave to help expand the application set and
developer tools [10].
A major threat on cybersecurity is that quantum com-
puters could attack RSA und EEC encryption. Research
towards Post-Quantum-Cryptography (PQC) is a con-
cern even for companies like Infineon Technologies
[12].
Currently, the European Commission is preparing the
ground for the launch in 2018 of a €1 billion flagship
initiative on quantum technologies [13].
Perspective
Making use of Quantum Computing has the benefit to
improve the speed-up of certain computations enor-
mously, and even allows solving problems that are
impossible for classical computing. Even though the
challenges are substantial, they can be separated in
physics-oriented and engineering-oriented ones. The
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physics challenges primarily have to address the life-
time of qubits and the fidelity of qubit gate operations.
The engineering challenges go from identifying rel-
evant algorithms and provide compiler and runtime
support. It is also clear that a quantum computer
will require a supercomputer to provide the necessary
quantum error correction mechanisms as error rates
of around 10−3 are not uncommon. As the quantum
phenomena require mK (milli Kelvin) conditions, the
control logic should be brought as close as possible
to reduce the transfer of data up to room tempera-
ture computers. Understanding how conventional
CMOS behaves under cryo-conditions is another chal-
lenge.
Quantum Computing might have the advantage to
solve some problems that couldn’t be solved with clas-
sical computers - one example is Shor’s Algorithm for
decryption which, at least assuming that a large scale
quantum computer can be built consisting of millions
of qubits, could decrypt a 2,000 bit word in around one
day which is completely impossible for conventional
supercomputers.
In the short term, the Quantum Key Distribution Algo-
rithm (QKD) [6] can be used as a new encryption tech-
nology that relies on the fact that, when a third party
tries to eavesdrop, the entangled state is immediately
destroyed.
Further quantum algorithms are [14]:
• Grover’s Algorithm is the second most famous re-
sult in quantum computing. Often referred to
as “quantum search”, Grover’s Algorithm actu-
ally inverts an arbitrary function by searching
n input combinations for an output value in√n
time.
• Binary Welded Tree is the graph formed by joining
two perfect binary trees at the leaves. Given an
entry node and an exit node, The Binary Welded
Tree Algorithm uses a quantum random walk to
find a path between the two. The quantum ran-
domwalk finds the exit node exponentially faster
than a classical random walk.
• Boolean Formula Algorithm can determine awinner
in a two player game by performing a quantum
random walk on a NAND tree.
• Ground State Estimation Algorithm determines the
ground state energy of amolecule given a ground
state wave function. This is accomplished using
quantum phase estimation.
• Linear Systems Algorithmmakes use of the quan-
tum Fourier Transform to solve systems of lin-
ear equations. Shortest Vector problem is an
NP-Hard problem that lies at the heart of some
lattice-based cryptosystems. The Shortest Vec-
tor Algorithm makes use of the quantum Fourier
Transform to solve this problem.
• Class Number computes the class number of a real
quadratic number field in polynomial time. This
problem is related to elliptic-curve cryptography,
which is an important alternative to the product-
of-two-primes approach currently used in public-
key cryptography.
It is expected that machine learning will be trans-
formed into quantum learning - the prodigious power
of qubits will narrow the gap between machine learn-
ing and biological learning [15].
In general, the focus is now on developing algorithms
requiring a low number of qubits (a few hundred) as
that seems to be the most likely reachable goal in the
10-15 year time frame.
Impact on Hardware
An interesting point to investigate is a better hard-
ware architecture supporting the power efficiency of
quantum better. If this is too complex, it should be at
least possible to provide a hybrid architecture of both
systems enabling to run the simplest sequences of an
application as usually on classical computers and the
complex ones on quantum co-processors. By doing
this, the system performance can be improved during
runtime [7].
As pointed out earlier, a quantum computer will al-
ways be a heterogeneous computing platform where
conventional supercomputing facilities will be com-
bined with quantum processing units. How they in-
teract and communicate is clearly a challenging line
of research [14]. Quantum Computing looks more and
more as a viable technology for the future and Europe
best starts developing some serious activities, as indi-
cated by the flagship project on quantum technologies
that starts in 2018.
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4.5 Beyond CMOS
4.5.1 Nanotubes and Nanowires
Nano structures like Carbon Nanotubes (CNT) or Sil-
icon Nanowires (SiNW) expose a number of special
properties which make them attractive to build logic
circuits or memory cells.
CNTs are tubular structures of carbon atoms. These
tubes can be single-walled (SWNT) or multi-walled
nanotubes (MWNT). Their diameter is in the range
of a few nanometers. Their electrical characteristics
vary, depending on theirmolecular structure, between
metallic and semiconducting [1].
A CNTFET consists of two metal contacts which are
connected via a CNT. These contacts are the drain and
source of the transistor. The gate is located next to or
around the CNT and separated via a layer of silicon
oxide [2]. Also, crossed lines of appropriately selected
CNTs can form a tunnel diode. This requires the right
spacing between the crossed lines. The spacing can
be changed by applying appropriate voltage to the
crossing CNTs.
SiNWs can be formed in a bottom up self-assembly
process. Thismight lead to substantially smaller struc-
tures as those that can be formed by lithographic pro-
cesses. Additionally, SiNWs can be doped and thus,
crossed lines of appropriately doped SiNW lines can
form diodes.
Both, CNTs and SiNWs can be used to build nano-
crossbars, which logically are similar to a PLA (pro-
grammable logic array). They offer wired-AND con-
junctions of the input signal. Together with inver-
sion/buffering facilities, they can create freely pro-
grammable logic structures. The density of active
elements is much higher as with individually formed
CNTFETs.
Current state
In September 2013, Max Shulaker from Stanford Uni-
versity published a computer with digital circuits
based on carbon nanotubes. It contains a 1 bit pro-
cessor, consisting of 178 transistors and runs with a
frequency of 1 kHz.[3]
Nanotube-based RAM is a proprietary memory tech-
nology for non-volatile random access memory de-
veloped by Nantero (this company also refers to this
memory as NRAM) and relies on crossing CNTs as
described above. An NRAM “cell” consists of a non-
woven fabricmatrix of CNTs located between two elec-
trodes. The resistance state of the fabric is high (rep-
resenting off or 0 state) when (most of) the CNTs are
not in contact and is low (representing on or 1 state)
vice versa. Switching the NRAM is done by adjust-
ing the space between the layers of CNTs. In theory
NRAM can reach the density of DRAMwhile providing
performance similar to SRAM [4].
Nano crossbars have been created from CNTs and
SiNWs [5]. In both cases, the fundamental problem is
the high defect density of the resulting circuits. Under
normal semiconductor classifications, these devices
would be considered broken. In fact, usage of these
devices is only possible, if the individual defects of the
devices can be respected during the logic mapping
stage of the HW synthesis [6].
Currently, less research on nanowires and nanotubes
is active than in the early 2000s. Nevertheless, some
groups are pushing the usage of nanowires and nan-
otubes for the creation of logic circuits. At the same
time, more research is going on to deal with the high
defect density.
Perspective
It will take an unknown number of years before NRAM
drives might be in production stage [7]. It is unclear
whether the defect density can be substantially low-
ered by better fabrication processes.
Impact on hardware
CNTs and SiNWs can be utilized for a lot of different
applications in several areas of research. The con-
struction of carbon nanotube field-effect transistors
(CNTFETs) and nanotube-based RAM (or Nano-RAM)
are important for HPC. CNTs are very good thermal
conductors. Thus, they could significantly improve
conducting heat away from CPU chips [8].
Nano crossbar circuits are inherently programmable.
This leads to more freedom, if the programmability is
taken into account during the HWdesign stage. Poten-
tially, customizableHW is available in each component
once nano crossbars are employed as logic circuits.
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4.5.2 Graphene
In 2010 two physicists at Manchester University in
the U.K. shared a Nobel Prize in Physics for their work
on a new wonder material: graphene, a flat sheet of
carbonwith the thickness of a single atom. Konstantin
Novoselov and Andre Geim discovered the material
by applying plain old sticky tape to simple graphite
[1].
Graphene grows on semiconductor i.e. on the sur-
face of a germanium crystal, which is seen as big step
towards manufacturability, see [2, 3].
Current state
In 2010, IBM researchers demonstrated a radio-
frequency graphene transistor with a cut-off fre-
quency of 100 Gigahertz. This is the highest achieved
frequency so far for any graphene device. In 2014, en-
gineers at IBMResearchhave built theworld’smost ad-
vanced graphene-based chip, with performance that’s
10,000 times better than previous graphene ICs. The
key to the breakthrough is a new manufacturing tech-
nique that allows the graphene to be deposited on the
chip without it being damaged [4].
Graphene Project is an EC Flagship project with con-
siderable research efforts in making graphene useful,
however, still focused more on the material science
perspective than on its potential usage for future com-
puter technology. Graphene is among the strongest
materials known and has attractive potential also out-
side of computer technology, e.g., as electrodes for so-
lar cells, for use in sensors, as the anode electrode ma-
terial in lithium batteries and as efficient zero-band-
gap semiconductors [5].
The use of graphene in CMOS circuits has been demon-
strated in different settings [6, 7]. Also, graphene
has been used in digital circuits as an interconnect
material for an FPGA [8]. In its most advanced form,
graphene is subject to electrostatic doping which re-
sults in a behaviour that resembles classical p-type
and n-type semiconductors. Thus, graphene layers
doped in this way can form p-n junctions which in
turn can be used to build so called Pass-XNOR gates
[9]. Unfortunately, these gates require a clocked eval-
uation signal which results in a two-phased operation
and limits the operating frequency of the logic. By
clever combination of several such Pass-XNOR gates,
one can create a real PLA [10]. Currently, the focus
of this research is on low-power operation, and the
resulting circuit is not very fast due to the two-phased
logic operation.
Perspective
Graphene is a promising technology in laboratory.
Due to the fact that the new graphene manufacturing
method is actually compatible with standard silicon
CMOS processes, it will probably be possible to realize
commercial graphene computer chip in future [11].
Graphene as an interconnect material offers many ad-
vantages whichmight play an important role in future
chip architectures, since data transport over longer
distances will be much faster and less power hungry
than current metal based transmission structures.
Usage of graphene as active element in logic circuits
is still in its infancy. Electrostatically doped graphene
layers can be used to build p-n junctions, Nevertheless,
these junctions cannot yet be used to build high-speed,
high-density logic circuits. It is unclear whether other
basic circuit design approaches will help to circum-
vent this drawback.
Impact on hardware
Graphene has an excellent capacity for conducting
heat and electricity. New on-chip communication ar-
chitectures might come up due to these good con-
ductance values. Using graphene as active element
results in PLA structures. Thus, similar opportunities
and problems apply to these PLAs (programmability +
defect density).
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4.5.3 Diamond Transistors
Diamonds can be processed in a way that they act like
a semiconductor. Diamond based transistors can be
fabricated.
Current state
Researchers at the Tokyo Institute of Technology fab-
ricated a diamond junction field-effect transistors
(JFET) with lateral p-n junctions. The device shows
excellent physical properties such as a wide band gap
of 5.47 eV, a high breakdown field of 10 MV/cm (3–4
times higher than 4H-SiC andGaN), and a high thermal
conductivity of 20 W/cm*K (4–10 times higher than
4H-SiC and GaN). It has been found that this diamond
transistor works with excellent electrical characteris-
tics, up to 723 K [1].
Perspective
Currently the gate length of the fabricated diamond
transistors is in the single-digit micrometer range.
Compared with the current 22nm technology with
gate lengths of about 25nm [2], a reduction in size is
absolutely necessary in order to allow fast working
circuits (limitation of the propagation delays).
Producing reasonable diamond wafers for mass pro-
duction could be possible with the method of [3]. The
time for producing diamond wafers is another factor
that has to be reduced drastically to compete with
other technologies.
Impact on hardware
The high thermal conductivity of diamond, which is
several magnitudes higher than that of conventional
semiconductor material, allows faster heat dissipa-
tion. This could solve the temperature problem of
stacked dies. Switching energy of a diamond based
semiconductor is expected to be much smaller than
silicon and the maximum operating temperature can
bemuch higher. It may "revive" the traditional Moore
law.
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5 Impact of Disruptive Technologies
5.1 Summary of Potential Long-Term
Impacts of Disruptive Technologies
for HPC Hardware
Potential long-term impacts of disruptive technolo-
gies could concern the processor logic, the processor-
memory interface, the memory hierarchy, and future
hardware accelerators.
5.1.1 New Ways of Computing
Processor logic could be totally different if materials
like graphene, nanotube or diamond would replace
classical integrated circuits based on silicon transis-
tors, or could integrate effectively with traditional
CMOS technology to overcome its current major limi-
tations like limited clock rates and heat dissipation.
A physical property that these materials share is the
high thermal conductivity: Diamonds for instance can
be used as a replacement for silicon, allowing diamond
based transistors with excellent electrical character-
istics. Graphene and nanotubes are highly electri-
cally conductive and could allow a reduced amount of
heat generated because of the lower dissipation power,
which makes them more energy efficient. With the
help of those good properties, less heat in the critical
spots would be expected which allows much higher
clock rates and highly integrated packages. Whether
such new technologies will be suitable for computing
in the next decade is very speculative.
Furthermore, Photonics, a technology that uses pho-
tons for communication, can be used to replace com-
munication busses to enable a new form of inter- and
intra-chip communication.
Current CMOS technology may presumably scale con-
tinuously in the next decade, down to 4 or 3 nm. How-
ever, scaling CMOS technology leads to steadily in-
creasing costs per transistor, power consumption, and
to less reliability. Die stacking could result in 3Dmany-
core microprocessors with reduced intra core wire
length, enabling high transfer bandwidths, lower la-
tencies and reduced communication power consump-
tion.
5.1.2 New Processor-Memory Interfaces
Near-memory computing and in-memory comput-
ing will change the interface between the processor
and the memory: memory will in future not only
be accessed by loads and stores respectively cache-
line misses, but additionally provide a semantically
stronger access pattern based on simple operations
on a large number of memory cells.
Near-memory computing to be considered as a
near- and mid-term realizable concept, is character-
ized by logic, e.g. small cores, which are located
directly to the memory in order to carry out pre-
processing steps, like e.g. stencil operations, or vector
operations on data either stored in memory, caches or
so-called storage class memory (SCM). It is an accept-
able fact that due to energy reasons it is preferable to
process data in-situ directly where they are located be-
fore they are sent to the processor in particular if this
pre-processing goes along with a reduction of data
amount.
In-memory computing goes a step further in such
a way that the NVM cell itself is not only a storage
cell but it becomes an integral part of the processing
step. This can help to reduce further the energy con-
sumption and the area requirement in comparison to
near-memory computing. However, this technology
has to be improved and therefore it is considered at
least as a mid-term or probably as a more long-term
solution.
In-memory computing uses the NVM cells not only
for storing but as inherent part of the processing step
itself, e.g. to pre-process data in pre-processing steps
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embedded as part of a much more complex process-
ing task. This will help to face the challenging of pro-
cessing and holding large data amount as we see in
HPDA.
In-memory computing will also influence strongly
Edge computing approaches in which new architec-
tures have to be found that are characterized by pro-
cessing data directly at sensors where the data is cap-
tured to reduce as described above the amount of
data that has to be transferred tomore-coarse grained
cores for post-processing.
In-memory and near-memory computing concepts
will rely on 3D stacking techniques for an efficient
realization. In near-memory, computing refers to the
coupling of logic cores and e.g. hybrid memory cells;
in-memory concepts refer on the coupling of NVM
cell arrays and conventional CMOS that will work as
memory controller to control the NVMs. This cou-
pling has to be realized in a so-called BEOL (back end
on line) step, i.e. the NVM cells are deposited in a
post-process step on the top metal layer of a CMOS
chip.
5.1.3 New Memory Hierarchies
3D stacking will also be used to scale Flash memo-
ries, because 2D NAND Flash technology does not fur-
ther scale. In the long run even 3D Flash memories
will probably be replaced by memristor or other non-
volatile memory (NVM) technologies. These, depend-
ing on the actual type, allow higher structural den-
sity, less leakage power, faster read- and write access,
more endurance and can nevertheless be more cost
efficient.
However, the whole memory hierarchy may change
in the upcoming decade. DRAM scaling will only con-
tinue with new technologies, in fact NVMs, which
will deliver non-volatile memory potentially replac-
ing or being used in addition to DRAM. Some new
non-volatile memory technologies could even be inte-
grated on-chip with the microprocessor cores and of-
fer orders ofmagnitude faster read/write accesses and
alsomuch higher endurances than Flash. Intel demon-
strated the possible fast memory accesses of the 3D-
XPoint NVMTechnology used in their Optane Technol-
ogy. HP’s computer architecture proposal called “The
Machine” targets a machine based on new NVMmem-
ory and photonic busses. The Machine sees the mem-
ory instead of processors in the centre. This so called
Memory-Centric Computing unifies the memory and
storage into one vast pool of memory. HP proposes
advanced photonic fabric to connect the memory and
processors. Using light instead of electricity is the key
to rapidly accessing any part of the massive memory
pool while using much less energy.
The Machine is a first example of the new Storage-
class Memory (SCM), i.e., a non-volatile memory tech-
nology in between memory and storage, which may
enable new data access modes and protocols that
are neither “memory” nor “storage”. It would par-
ticularly increase efficiency of fault tolerance check
pointing, which is potentially needed for shrinking
CMOS processor logic that leads to less reliable chips.
There is a major impact from this technology on soft-
ware and computing. SCM provides orders of mag-
nitude increase in capacity with near-DRAM latency
which would push software towards in-memory com-
puting.
5.1.4 New Hardware Accelerators
Resistive Computing, Neuromorphic Computing and
Quantum Computing are promising technologies that
may be suitable for new hardware accelerators but
less for new processor logic. Resistive computing
promises a reduction in power consumption and mas-
sive parallelism. It could enforce memory-centric
and reconfigurable computing, leading away from the
Von-Neumann architecture. Humans can easily out-
perform currently available high-performance com-
puters in tasks like vision, auditory perception and
sensory motor-control. As Neuromorphic Comput-
ing would be efficient in energy and space for artifi-
cial neural network applications, it would be a good
match for these tasks. More lack of abilities of current
computers can be found in the area of unsolved prob-
lems in computer science. QuantumComputingmight
solve some of these problems, with important impli-
cations for public-key cryptography, searching, and a
number of specialized computing applications.
5.2 Applying Disruptive Technologies
More Aggressively
A valuable way to evaluate potential disruptive tech-
nologies is to examine their impact on the fundamen-
tal assumptions that are made when building a sys-
tem using current technology, in order to determine
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Figure 5.1: Usage of NVM in a future complex supercomputer memory hierarchy.
whether future technologies have the potential to
change these assumptions, and if yes what the impact
of that change is.
5.2.1 Power is a First-Class Citizen when
Committing to New Technology
For the last decade, power and thermal management
has been of high importance. The entire market fo-
cus has moved from achieving better performance
through single-thread optimizations, e.g., speculative
execution, towards simpler architectures that achieve
better performance per watt, provided that vast par-
allelism exists. The problem with this approach is
that it is not always easy to develop parallel programs
and moreover, those parallel programs are not always
performance portable, meaning that each time the
architecture changes, the code may have to be rewrit-
ten.
Research on new materials, such as graphene, nan-
otubes and diamonds as (partial) replacements for sili-
con can turn the tables and help to produce chips that
could run at much higher frequencies and with that
may even usemassive speculative techniques to signif-
icantly increase the performance of single threaded
programs. A change in power density vs. cost per area
will have an effect on the likelihood of dark silicon.
The reasonswhy such technologies are not state of the
art yet are their premature state of research, which
is still far from fabrication, and the unknown produc-
tion costs of such high performing chips. But we may
assume that in 10 to 20 years the technologies may
be mature enough or other such technologies will be
discovered.
Going back to improved single thread performance
may be very useful for many segments of the market.
Reinvestment in this field is essential since it may
change the way we are developing and optimizing
algorithms and code.
Dark Silicon (i.e. large parts of the chip have to stay
idle due to thermal reasons) may not happen when
specific new technologies ripen. New software and
hardware interfaces will be the key for successfully
applying future disruptive technologies.
5.2.2 Locality of References
Locality of references is a central assumption of the
way we design systems. The consequence of this as-
sumption is the need of hierarchically arranged mem-
ories, 3D stacking and more.
But new technologies, including optical networks on
die and Terahertz based connections, may reduce the
need for preserving locality, since the differences in
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access time and energy costs to local memory vs. re-
mote storage or memory may not be as significant in
future as it is today.
When such new technologies find their practical use,
we can expect a massive change in the way we are
building hardware and software systems and are or-
ganizing software structures.
The restriction here is purely the technology, but with
all the companies and universities that work on this
problem, we may consider it as lifted in the future.
5.2.3 Digital and Analog Computation
The way how today’s computers are built is based on
the digital world. This allows the user to get accu-
rate results, but with the drawbacks of cost of time,
energy consumption and loss of performance. But
accurate results are not always needed. Due to this
limitation the production of more efficient execution
units, based on analog or even a mix between analog
and digital technologies could be possible. Such an ap-
proach can revolutionize the way of the programming
and usage of future systems.
Currently the main problem is, that we have no ef-
fective way to reason at run time on the amount of
inaccuracy we introduces to a system.
5.2.4 End of Von Neumann Architecture
The Von Neumann architecture assumes the use of
central execution units that interface with different
layers of memory hierarchies. This model, serves as
the executionmodel for more than three decades. But
this model is not effective in terms of performance
for a given power.
New technologies like memristors may allow an on-
chip integration of memory which in turn grants a
very tightly coupled communication betweenmemory
and processing unit.
Assuming that these technologies will be mature, we
could change algorithms and data structures to fit
the new design and thus allow memory-heavy “in-
memory” computing algorithms to achieve signifi-
cantly better performance.
We may need to replace the notion of general purpose
computing with clusters of specialized compute solu-
tion. Accelerators will be “application class” based,
e.g. for deep learning (such as Google’s TPU and Fu-
jitsu’s DLU), molecular dynamics, or other important
domains.
It is important to understand the usagemodel in order
to understand future architectures/systems.
5.2.5 Open Questions and Research
Challenges
The discussion above leads to the following princi-
pal questions und research challenges for future HPC
hardware architectures and implicitly for software
and applications as well:
• Impact, if power and thermal will not be limiter
anymore (frequency increase vs. many-cores)?
• Impact, if Dark Silicon can be avoided?
• Impact, if communication becomes so fast so lo-
cality will not matter?
• Impact, if data movement could be eliminated
(and so data locality)?
• Impact, if memory and I/O could be unified and
efficiently be managed?
Evolution of system complexity: will systems become
more complex or less complex in future?
5.3 Summary of Potential Long-Term
Impacts of Disruptive Technologies
for HPC Software and Applications
New technologies will lead to new hardware struc-
tures with demands on system software and program-
ming environment and also opportunities for new
applications.
CMOS scalingwill require system software to deal with
higher fault rate and less reliability. Also program-
ming environment and algorithms may be affected,
e.g., leading to specifically adapted approximate com-
puting algorithms.
The most obvious change will result from changes
in memory technology. NVM will prevail indepen-
dent of the specific memristor technology that will
win. The envisioned Storage-Class Memory (SCM) will
influence system software and programming environ-
ments in several ways:
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• Memory and storage will be accessed in a uni-
form way.
• Computing will be memory-centric.
• Faster memory accesses by the combination of
NVM and photonics could lead either to an even
more complex or to a shallower memory hier-
archy envisioning a flat memory where latency
does not matter anymore.
• Read accesses will be faster than write accesses,
though, software needs to deal with the read-
/write disparity, e.g., by database algorithms that
favour more reads over writes.
• NVM will allow in-memory checkpointing, i.e.
checkpoint replication with memory to memory
operations.
• Software andhardware needs to dealwith limited
endurance of NVMmemory.
A lot of open research questions arise from these
changes for software.
Full 3D stacking may pose further requirements to
system software and programming environments:
• The higher throughput and lower memory la-
tency when stacking memory on top of process-
ing may require changes in programming envi-
ronments and application algorithms.
• Stacking specialized (e.g. analog) hardware on
top of processing and memory elements lead to
new (embedded) high-performance applications.
• Stacking hardware accelerators together with
processing and memory elements require
programming environment and algorithmic
changes.
• 3D multicores require software optimizations
able to efficiently utilize the characteristics of
3rd dimension, .i.e. e.g., different latencies and
throughput for vertical versus horizontal inter-
connects.
• 3D stacking may to new form factors that allow
for new (embedded) high-performance applica-
tions.
Photonics will be used to speed up all kind of inter-
connects – layer to layer, chip to chip, board to board,
and compartment to compartment with impacts on
system software, programming environments and ap-
plications such that:
• A flatter memory hierarchy could be reached
(combined with 3D stacking and NVM) requir-
ing software changes for efficiency redefining
what is local in future.
• It is mentioned that energy-efficient Fourier-
based computation is possible as proposed in the
Optalysys project.
• The intrinsic end-to-end nature of an efficient
optical channel will favour broadcast/multicast
based communication and algorithms.
• A full photonic chip will totally change software
in a currently rarely investigated manner.
A number of new technologies will lead to new ac-
celerators. We envision programming environments
that allow defining accelerator parts of an algorithm
independent of the accelerator itself. OpenCL and
OpenACC are such languages distinguishing “general
purpose” computing parts and accelerator parts of
an algorithm, where the accelerator part can be com-
piled to GPUs, FPGAs, or many-cores like the Xeon Phi.
Such programming environment techniques and com-
pilers have to be enhanced to improve performance
portability and to deal with potentially new accelera-
tors as, e.g., neuromorphic chips, quantum computers,
in-memory resistive computing devices etc. System
software has to deal with these new possibilities and
map computing parts to the right accelerator.
Neuromorphic Computing is particularly attractive
for applying artificial neural network and deep learn-
ing algorithms in those domains where, at present,
humans outperform any currently available high-
performance computer, e.g., in areas like vision, au-
ditory perception, or sensory motor-control. Neural
information processing is expected to have a wide
applicability in areas that require a high degree of
flexibility and the ability to operate in uncertain envi-
ronments where information usually is partial, fuzzy,
or even contradictory. The success of the IBM Wat-
son computer is an example for such new applica-
tion possibilities. It is envisioned that neuromorphic
computing could help understanding the multi-level
structure and function of the brain and even reach an
electronic replication of the human brain at least in
some areas such as perception and vision.
Quantum Computing potentially solves problems im-
possible by classical computing, but posts challenges
to compiler and runtime support. Moreover, quantum
error correction is needed due to high error rates (10-
3). Applications of quantum computers could be new
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encryptions, quantum search, quantum random walk,
etc.
Resistive Computingmay lead tomassive parallel com-
puting based on data-centric and reconfigurable com-
puting paradigms. In memory computing algorithms
may be executed on specialised resistive computing
accelerators.
Quantum Computing, Resistive Computing as well as
Graphene and Nanotube-based computing are still
highly speculative hardware technologies.
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6 Vertical Challenges: GreenICT, Energy and Resiliency
6.1 GreenICT
The term “Green ICT” refers to the study and prac-
tice of environmentally sustainable computing. The
2010 estimates put the ICT at 3% of the overall carbon
footprint, ahead of the airline industry [1]. Modern
large-scale data centres are already multiple of tens
of MWs, on par with estimates for Exascale HPC sites.
Therefore, computing is among heavy consumers of
electricity and subject of sustainability considerations
with high societal impact.
For the HPC sector the key contributors to electricity
consumption are the computing, communication, and
storage systems and the infrastructure including the
cooling and the electrical subsystems. Power usage ef-
fectiveness (PUE) is a common metric characterizing
the infrastructure overhead (i.e., electricity consumed
in IT equipment as a function of overall electricity).
Data centre designs taking into consideration sustain-
ability [2] have reached unprecedented low levels of
PUE. Many EU projects have examined CO2 emissions
in cloud-based services [3] and approaches to optimize
air cooling [4].
It is expected that the (pre-)Exascale IT equipment
will use direct liquid cooling without use of air for
the heat transfer [5]. Cooling with temperatures of
the liquid above 45°C open the possibility for “free
cooling” in all European countries and avoid energy
cost of water refrigeration. Liquid cooling has al-
ready been employed in HPC since the earlier Crayma-
chines and continues to play a key role. The CMOSAIC
project [6] has demonstrated two-phase liquid cooling
previously shown for rack-, chassis- and board-level
cooling to 3D-stacked IC as a way to increase thermal
envelopes. The latter is of great interest especially
for end of Moore’s era where stacking is emerging as
the only path forward in increasing density. Many
vendors are exploring liquid immersion technologies
with mineral-based oil and other material to enable
higher power envelopes.
We assert that to reach Exascale performance an im-
provement must be achieved in driving the Total
Power usage effectiveness (TUE) metric [7]. This met-
ric highlights the energy conversion costs within the
IT equipment to drive the computing elements (pro-
cessor, memory, and accelerators). As a rule of thumb,
in the pre-Exascale servers the power conversion cir-
cuitry consumes 25% of all power delivered to a server.
Facility targeting TUE close to onewill focus the power
dissipation on the computing (processor, memory, and
accelerators) elements. The CMOS computing ele-
ments (processor, memory, accelerators) power dis-
sipation (and therefore also the heat generation) is
characterized by the leakage current. It doubles for
every 10°C increase of the temperature [8]. Therefore
the coolant temperature has influence on the leakage
current andmay be used to balance the overall energy
effectiveness of the data centre for the applications.
We expect that the (pre-)Exascale pilot projects, in
particular funded by the EU, will address creation and
usage of the management software for global energy
optimization in the facility [9].
Beyond Exascale we expect to have results from the re-
search related to the CMOS devices cooled to low tem-
peratures [10] (down to Liquid Nitrogen scale, 77 K).
The expected effect is the decrease of the leakage
current and increased conductivity of the metallic
connections at lower temperatures. We suggest that
an operating point on this temperature scale can be
found with significantly better characteristics of the
CMOS devices. Should such operating point exist, a
practical way to cool such computational device must
be found. This may be one possible way to overcome
the CMOS technology challenges beyond the feature
size limit of 10 nm [11]. We suggest that such research
funded in Europe may yield significant advantage
to the European HPC position beyond Horizon 2020
projects.
The electrical subsystem also plays a pivotal role in
Green ICT. Google has heavily invested in renewables
and announced in 2017 that their data centres will be
energy neutral. However, as big consumers of elec-
tricity, HPC sites will also require a tighter integration
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of the electrical subsystem with both the local/global
grids and the IT equipment. Modern UPS systems
are primarily designed to mitigate electrical emergen-
cies. Many researchers are exploring the use of UPS
systems as energy storage to regulate load on the elec-
trical grid both for economic reasons, to balance the
load on the grid or to tolerate the burst of electricity
generated from renewables. The Net-Zero data cen-
tre at HP and GreenDataNet [12] are examples of such
technologies.
6.2 Resiliency
Preserving data consistency in case of faults is an
important topic in HPC. Individual hardware compo-
nents can fail causing software running on them to fail
as well. System software would take down the system
if it experiences an unrecoverable error to preserve
data consistency. At this point the machine (or com-
ponent) must be restarted to resume the service from
a well-defined state. The traditional failure recovery
technique is to restart thewhole user application from
a user-assisted coordinated checkpoint taken at syn-
chronization point. The optimal checkpoint period
is a function of time/energy spent writing the check-
point and the expected failure rate [13]. The challenge
is to guess the failure rate, since this parameter is not
known in general. If a failure could be predicted, pre-
ventive action such as the checkpoint can be taken to
mitigate the risk of the pending failure.
No deterministic failure prediction algorithm is
known. However, collecting sensor data and Machine
Learning (ML) on this sensor data yields good re-
sults [14]. We expect that the (pre-)Exascale machine
design especially funded by the EU will incorporate
sufficient sensors for the failure prediction and mon-
itoring. This may be a significant challenge, as the
number of components and the complexity of the ar-
chitecture will increase. Therefore, also the monitor-
ing data stream will increase, leading to a fundamen-
tal Big Data problem just to monitor a large machine.
We see this monitoring problem as an opportunity
for the EU funding of fundamental research in ML
techniques for real-timemonitoring of hardware facil-
ities in general. The problem will not yet be solved in
the next round of the (pre-)Exascalemachine develop-
ment. Therefore, we advocate a targeted funding for
this research to extend beyond Horizon 2020 projects.
The traditional failure recovery scheme with the co-
ordinated checkpoint may be relaxed if fault-tolerant
communication libraries are used [15]. In that case
the checkpoints do not need to be coordinated and
can be done per node when the computation reaches
a well-defined state. When million threads are run-
ning in a single scalable application, the capability
to restart only a few communicating threads after a
failure is important.
The non-volatile memories may be available for the
checkpoints; it is a natural place to dump theHBMcon-
tents. We expect these developments to be explored
on the time scale of (pre-)Exascale machines. It is
clear that the system software will incorporate fail-
ure mitigation techniques and may provide feedback
on the hardware-based resiliency techniques such as
the ECC and Chipkill. The software-based resiliency
has to be designed together with the hardware-based
resiliency. Such design is driven by the growing com-
plexity of the machines with a variety of hardware
resources, where each resource has its own failure
pattern and recovery characteristics.
On that note the compiler assisted fault tolerancemay
bridge the separation between the hardware-only and
software-only recovery techniques [16]. This includes
automation for checkpoint generation with the op-
timization of checkpoint size [17]. More research is
needed to implement these techniques for the Exas-
cale and post-Exascale architectures with the new lev-
els of memory hierarchy and increased complexity of
the computational resources. We see here an oppor-
tunity for the EU funding beyond the Horizon 2020
projects.
Stringent requirements on the hardware consistency
and failure avoidance may be relaxed, if an applica-
tion algorithm incorporates its own fault detection
and recovery. Fault detection is an important aspect,
too. Currently, applications rely on system software to
detect a fault and bring down (parts of) the system to
avoid the data corruption. There aremany application
environments that adapt to varying resource availabil-
ity at service level—Cloud computing works in this
way. Doing same from within an application is much
harder. Recent work on the “fault-tolerant” message-
passing communicationmoves the fault detection bur-
den to the library, as discussed in the previous section.
Still, algorithms must be adopted to react construc-
tively after such fault detection either by “rolling back”
to the previous state (i.e. restart from a checkpoint)
or “going forward” restoring the state based on the
algorithm knowledge. The forward action is subject
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of a substantial research for the (pre-)Exascale ma-
chines and typically requires algorithm redesign. For
example, a possible recovery mechanism is based on
iterative techniques exploited in Linear Algebra oper-
ations [18].
The Algorithm Based Fault Tolerance (ABFT) may also
use fault detection and recovery from within the ap-
plication. This requires appropriate data encoding,
algorithm to operate on the encoded data and the
distribution of the computation steps in the algo-
rithm among (redundant) computational units [19].
We expect these aspects to play a role with NMP. The
ABFT techniques will be required when running ap-
plications on machines where the strong reliability
constraint is relaxed due to the subthreshold voltage
settings. Computation with very low power is possi-
ble [20] and opens a range of new “killer app” oppor-
tunities. We expect that much of this research will be
needed for post-Exascale machines and therefore is
an opportunity for EU funding beyond the Horizon
2020 projects.
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7 System Software and Pro-gramming Environment
7.1 Scope
The system software is the part of the HPC software
stack that is optimized by the HPC vendor and man-
aged by the system’s operator, and it includes the Op-
erating System (OS), cluster management tools, dis-
tributed file systems, and resource management soft-
ware (job scheduler). It is essential for an operational
HPC system to have an efficient system software stack
below the end user’s application. The programming
environment comprises the development tools used
to build the end user’s application (compilers, IDEs, de-
buggers, and performance analysis tools) along with
the associated abstractions (e.g. programming mod-
els), as well as the runtime components: libraries and
runtime systems. Workflow management tools and
commonly pre-installed application libraries such as
BLAS and LAPACK are also in the scope of this sec-
tion.
7.2 Current Research Trends
7.2.1 Sustained Increases in System
Complexity, Specialization, and
Heterogeneity
An important role of the system software and pro-
gramming environment is to provide the application
developers with common standardized abstractions.
Such abstractions greatly improve programmer pro-
ductivity and portability across systems. Today’s dom-
inant abstractions include Fortran, C,MPI, POSIX-style
file systems, threads and locking, which are all rela-
tively low-level. By 2030, disruptive technologies may
have forced the introduction of new and currently un-
known low-level abstractions that are very different
from these, and this topic is addressed below. Never-
theless, today’s abstractions will continue to evolve
incrementally and probably increase in their level of
abstraction, and will continue to be used well beyond
2030, since scientific codebases have very long life-
times, on the order of decades. Developers are unwill-
ing to adopt a new programming language or API until
they are convinced that it will be supported for a long
time.
Continuous CMOS scaling and 3D stacking are point-
ing towards increasingly complex hardware. High-
bandwidth (3D integrated) and non-volatile memo-
ries (memristors, etc.) will lead to different mem-
ory hierarchies. Increasing performance per watt de-
mands accelerators (many-core, GPU, vector, dataflow,
and their successors), heterogeneous processors (big
and small cores) and potentially reconfigurable logic
(FPGA). The choice of processor cores will likely be-
come increasingly heterogeneous (within a system)
and varied (across systems). Certain techniques
for energy efficiency (near threshold, DVFS, energy-
efficient interconnects) increase timing variability
among the processes in an HPC application. Virtual-
ization, if adopted, will also increase timing variability.
In addition to hardware complexity, execution envi-
ronments will also increase in complexity, through
interactive use (which will require workloads to ad-
just to dynamically variable numbers of nodes, cores,
memory capacities, and so on).
Hiding or mitigating this increasingly complex and
varied hardware requires more and more intelligence
across the programming environment. Manual opti-
mization of the data layout, placement, and caching
will become uneconomic and time consuming, and
will, in any case, soon exceed the abilities of the best
human programmers. There needs to be a change
in mentality from programming “heroism” towards
trusting the compiler and runtime system (as in the
move from assembler to C/Fortran). Automatic opti-
mization requires advanced techniques in the com-
piler and runtime system. In the compiler, there is
opportunity for both fully automated transformations
and the replacement of manual refactoring by auto-
mated program transformations under the direction
of human programmers (e.g. Halide [14]). Advanced
runtime and system software techniques, e.g., task
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scheduling, load balancing, malleability, caching, en-
ergy proportionality are needed.
Increasing complexity also requires an evolution of
the incumbent standards such as OpenMP, in order to
provide the right programming abstractions. There
is as yet no standard language for GPU-style accel-
erators (CUDA is controlled and only well supported
by a single vendor and OpenCL provides portability).
Domain-specific languages (e.g. for partial differen-
tial equations, linear algebra or stencil computations)
allow programmers to describe the problem in terms
much closer to the original scientific problem, and
they provide greater opportunities for automatic op-
timization. In general there is a need to raise the level
of abstraction. In some domains (e.g. embedded) pro-
totyping is already done in a high-level environment
similar to a DSL (Matlab), but the implementation still
needs to be ported to a more efficient language.
A different opinion expressed the need to continue to
provide a (simple) cost model, in similar terms to the
correspondence of the programming language C to a
von Neumann CPU, so that programmers could have
an intuition about the effect on performance. There
is scope for ways to express non-functional properties
of software, as commonly done in embedded systems,
in order to trade various metrics, e.g., performance
vs. energy or accuracy vs. cost, both of which may
become more relevant with near threshold, approxi-
mate computing or accelerators (quantum/neuromor-
phic).
There is a need for global optimization across all
levels of the software stack, including OS, runtime
system, application libraries, and application. Ex-
amples of global problems that span multiple lev-
els of the software stack include a) support for re-
siliency (system/application-level checkpointing), b)
datamanagement transformations, such as data place-
ment in the memory hierarchy, c) minimising energy
(sleeping and controlling DVFS), d) constraining peak
power consumption or thermal dissipation, and e)
load balancing. Different software levels have dif-
ferent levels of information, and must cooperate to
achieve a common objective subject to common con-
straints, rather than competing or becoming unsta-
ble.
7.2.2 Complex Application Performance
Analysis and Debugging
Performance analysis and debugging are particularly
difficult problems beyond Exascale. The problems are
two-fold. The first problem is the enormous number
of concurrent threads of execution (millions), which
provides a scalability challenge (particularly in perfor-
mance tools, which must not unduly affect the orig-
inal performance) and in any case there will be too
many threads to analyse by hand. Secondly, there is
an increasing gap between (anomalous) runtime be-
haviour and the user’s changes in the source code
needed to fix it, due to libraries, runtime systems
and system software, and potentially disaggregated
resources, that the application programmer would
know little or nothing about.
Spotting anomalous behaviour, such as the root cause
of a performance problem or bug, will be a big data
problem, requiring techniques from data mining, clus-
tering and structure detection, as well as high scalabil-
ity through summarized data, sampling and filtering
and special techniques like spectral analysis. As im-
plied above, the tools need to be interoperable with
programming abstractions, so that problems in a loop
in a library or dynamic scheduling of tasks can be
translated into terms that the programmer can under-
stand.
7.3 Potential Implications of Disruptive
Technologies
7.3.1 Disruptive Hardware Models of
Computation
Many of the fundamental abstractions used in com-
puting in general, and high-performance computing
in particular, have evolved steadily since their intro-
duction decades ago:
• Fortran programming language (introduced in
the 1950s)
• C programming language (1973)
• Sockets communications (1983)
• File system in terms of files, directories, POSIX
API (1988)
• POSIX threads, locks, condition variables, etc.
(1988)
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• MPI message passing API (1994)
• OpenMP (1997)
An important question is whether and to what degree
these fundamental abstractionsmay be broken by new
technologies, especially disruptive technologies. The
above abstractions have stood the test of time and will
endure in HPC, given the long lifetimes of scientific
codebases. Nevertheless, certain disruptive technolo-
gies on the horizon have the potential to challenge
certain basic assumptions.
7.3.2 Convergence Between Storage and
Memory
All existing computing systems make a strong distinc-
tion between memory and storage. Random-access
memory is fast (in both bandwidth and latency), it
is byte addressable and randomly accessible by the
processor, it has high cost-per-bit, and its contents
are volatile. Storage is slow, in both bandwidth and
latency, data is accessed through at I/O device in 512-
byte (or larger) blocks, it has lower cost-per-bit, and
the data is persistent.
This (hardware) correspondence between persistence
on the one hand and speed, addressability and gran-
ularity on the other is the basis for the different
roles of memory and storage. Temporary data struc-
tures are held in memory, and manipulated using ran-
dom accesses. Data that must be persistent and/or
passed among programs is serialized to a file as a byte
stream.
Storage-class memory, including HPE’s Persistent
Memory, has similar speed, addressability and cost
as DRAM with the non-volatility of storage. In the
context of HPC, such memory can reduce the cost of
checkpointing or eliminate it entirely. There is also
work on persistent objects, e.g., NV-Heaps, and fur-
ther work is needed.
7.3.3 Neuromorphic, Resistive and Quantum
Computing
The adoption of neuromorphic, resistive computing
and/or quantum computing may have a dramatic ef-
fect on the system software and programming model.
It is currently unclear whether it will be sufficient to
offload tasks, as on GPUs, or whether more dramatic
changes will be needed.
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